Supercharge Your Innovation With Domain-Expert AI Agents!

Clock circuit and data decoding circuit of non-contact type IC (Integrated Circuit) card

A non-contact, decoding circuit technology, applied in the field of non-contact IC cards, can solve the problems of easy loss of decoding ability, limited pause cycle width, complex circuit, etc., and achieve strong anti-interference ability, high correct decoding rate, and accurate decoding The effect of the result

Active Publication Date: 2013-02-27
SHANGHAI HUAHONG INTEGRATED CIRCUIT
View PDF1 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The disadvantage of this method is that the circuit is complex, the width of the pause period solved is limited, and there are multiple narrow pause periods in a complex environment (environment with severe interference) or a narrow pause period within one ETU (Essential Time Unit) cycle easy to lose the ability to decode

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Clock circuit and data decoding circuit of non-contact type IC (Integrated Circuit) card
  • Clock circuit and data decoding circuit of non-contact type IC (Integrated Circuit) card
  • Clock circuit and data decoding circuit of non-contact type IC (Integrated Circuit) card

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0027] see figure 1 and combine figure 2 As shown, the clock circuit and data decoding circuit 100 of the present invention are contained in a non-contact IC card, and include an RF component 110 (receiver), an OR gate 120, a second OR gate 140, and a first frequency divider 130 , a second frequency divider 150 , a clock generator 180 , a data decoder 170 , and a data frame indicator 160 .

[0028] The RF part 110 is used to receive, for example, 13.56MHz and a bit rate of 106kbps RF signal with a pause period according to the ISO / IEC14443A type protocol (in the specific embodiment of the present invention, the RF signal of the 106kbps bit rate is taken as an example, for 212kbps, The main difference between the 424kpbs and 847kbps bit rate RF signals is that the first frequency divider is provided with a selection port SEL, which can select the frequency division clock signal DIV1_CLK of different frequency division frequencies, and is used to select the bit rate of the non...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a clock circuit and a data decoding circuit of a non-contact type IC (Integrated Circuit) card. The clock circuit comprises a receiver, a first frequency divider, a second frequency divider and a clock generator, wherein the receiver is used for receiving radio-frequency (RF) signals with a pause period; the first frequency divider is used for carrying out frequency division on the received RF signals; the second frequency divider is used for carrying out secondary frequency division on frequency division clock signals generated by the first frequency divider; and the clock generator is used for generating synchronous clock signals according to the clock signals generated by the second frequency divider and the RF signals. The data decoding circuit comprises a data decoder and a data frame indicator, wherein the data decoder is used for carrying out data decoding according to the outputs of the first frequency divider and the second frequency divider and the RF signals to obtain data decoding signals and widening pause signals; and the data frame indicator is used for generating data frame indicator signals of a received data frame according to the output of the first frequency divider and the widening pause signals. The invention can be used for generating the synchronous clock signals and decoding the received data signals so as to be compatible with an ISO (International Standardization Organization) / IEC (International Electrotechnical Commission)14443A type protocol interface, can realize various communication rates and has strong capacity of resisting disturbance.

Description

technical field [0001] The invention relates to the field of non-contact IC (integrated circuit) cards, in particular to a clock circuit of a non-contact IC card conforming to the ISO / IEC14443A protocol. The invention also relates to the data decoding circuit of the non-contact IC card. Background technique [0002] Since the birth of credit cards in the 1920s, various types of electronic information cards have been produced, such as cash cards, credit cards, identity cards, and department store cards. Recently, IC cards integrated with silicon chips have become popular due to their convenience, stability, security, and numerous applications. [0003] Compared with traditional electronic information cards including magnetic media types, IC cards have many advantages of high stability, write-protected data, and high security, and are widely accepted as the next generation of multimedia information media. The synchronous clock signal and data decoding circuit of the existing...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06K19/07H04L25/49
Inventor 卢君明
Owner SHANGHAI HUAHONG INTEGRATED CIRCUIT
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More