Unlock instant, AI-driven research and patent intelligence for your innovation.

9B/10B coder-decoder and realization method thereof

An encoder and decoder technology, which is applied in the fields of communication and line encoding and decoding, and can solve the problems of complex implementation of polarity calculators.

Active Publication Date: 2010-09-29
RAISECOM TECH
View PDF3 Cites 17 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

US PatNo.6747580B1 gives the code table of 9B / 10B codec and the logic block diagram for implementing the codec, but the implementation of its polarity calculator is very complicated, requiring the use of adders and subtractors, which is not easy to program in low-cost field Implemented in a logic device (FPGA)

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • 9B/10B coder-decoder and realization method thereof
  • 9B/10B coder-decoder and realization method thereof
  • 9B/10B coder-decoder and realization method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0068] In order to make the object, technical solution and advantages of the present invention clearer, the solutions of the present invention are described in detail below through examples.

[0069] For the convenience of expression, the Arabic numerals corresponding to the bit order of the data before encoding and the data after encoding of the 9B / 10B encoder proposed in the embodiment of the present invention are first specified, as shown in Table 1 specifically, wherein A and I correspond to The lowest bit and the highest bit of the data before encoding, a and j respectively correspond to the lowest bit and the highest bit of the encoded data.

[0070] data before encoding

encoded data

9＝＞j

8＝＞I

8＝＞i

7＝＞H

7＝＞h

6＝＞G

6＝＞g

5＝＞F

5＝＞f

4＝＞E

4＝＞e

3＝＞D

3＝＞d

2＝＞C

2＝＞c

1＝＞B

1＝＞b

0＝＞A

0＝＞a

[0071] Table 1 bit sequence correspondence t...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a 9B / 10B coder. In the coder, data to be coded comprises special characters and ordinary data, and in addition, ordinary data can be divided into two types: ordinary data capable of being easily converted and ordinary data incapable of being easily converted. For the ordinary data capable of being easily converted, the coding is realized through additionally adding one bit of 0 at the leftmost side of the 9B data by a main coder. The coding of the ordinary data incapable of being easily converted and the special characters is realized in a lookup table mode. The invention also discloses a 9B / 10B decoder based on the same design idea. Compared with the 9B / 10B decoder realized through a logical expression in the prior art, the realization process of the invention is simpler, and can be easily understood by developers. Compared with the realization scheme of an adder and a subtracter in common use in the prior art, an encoding and decoding polarity calculator and a circuit polarity calculator of the invention are more suitable for being realized in low cost FPGA.

Description

technical field [0001] The present invention relates to the field of communication technology, in particular to the field of line codec technology, in particular to a 9B / 10B codec and its implementation method. Background technique [0002] With the continuous increase of line transmission bandwidth, parallel communication technology has become the bottleneck to further increase the data transmission rate, and serial communication technology based on serializer and deserializer (SERDES) has gradually become the mainstream of high-speed data communication. The serial communication technology based on SERDES can make full use of the channel capacity of the transmission channel, reduce the number of transmission channels and devices, and thus significantly reduce the system cost. [0003] SERDES is short for Serializer and Deserializer. Serial communication system based on SERDES such as figure 1 and figure 2 shown. in figure 1 Shown is the structure of the serializer, ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H03M7/14
Inventor 魏刚郭巍
Owner RAISECOM TECH