Method for downloading field programmable gate array (FPGA) logic codes under joint test action group (JTAG) download mode

A code and logic technology, applied in the download field of FPGA logic code under the download mode of the joint test action group, can solve the problems of inability to meet the debugging requirements of the new system, occupy other ports of the CPU, and fail to load the device, so as to improve the download efficiency, The effect of fast download speed and improved reliability
CN102043747AActive Publication Date: 2011-05-04ZHEJIANG UNIV
2 Cites 12 Cited by

Patent Information

Authority / Receiving Office
CN Β· China
Patent Type
Applications(China)
Current Assignee / Owner
ZHEJIANG UNIV
Publication Date
2011-05-04

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention discloses a method for downloading field programmable gate array (FPGA) logic codes under a joint test action group (JTAG) download mode. In the method, while high-speed parallel downloading of the same FPGA logic codes is supported, different codes are allowed to be configured to the same type of FPGAs and monitoring of the parallel downloading process of each FPGA is simultaneously provided. The method comprises the following steps: inputting the test mode select (TMS) signal, the test clock (TCK) signal, the test data output (TDO) signal and the test data input (TDI) signal, which are simulated by a central processing unit (CPU) port, in the JTAG download signals into a complex programmable logic device (CPLD), educing the independent JTAG download signals to each FPGA from the CPLD and downloading the logic codes into the FPGAs. A system is ensured to have higher autodiagnosis function and redundancy through monitoring and arbitrating each TDO signal.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The present invention relates to Field Programmable Gate Array (FPGA, Field Programmable Gate Array) configuration technology, in particular to a method for downloading FPGA logic codes in a joint test action group (JTAG, Joint Test Action Group) download mode. Background technique

[0002] FPGA is a circuit logic device with both static reprogrammable and online dynamic reconfiguration features. This kind of circuit function is shown as hardware but can be modified by programming like software, thus greatly improving the versatility and design flexibility of the electronic system. The characteristics of FPGA make it widely used in circuit systems, and several or even dozens of FPGAs are often integrated in a circuit board or an array system.

[0003] In a multi-FPGA processing system, it is often necessary for the system to use the CPU to complete the download of multi-chip FPGA logic codes. When downloading multiple FPGAs is required, two methods a...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More