Prototype verification device for programmable logic devices

A programming logic and prototype verification technology, applied in the field of programmable logic device prototype verification devices, can solve the problems of waste of resources, difficult to expand, and low reuse rate, and achieve the effect of saving costs and reducing the risk of verification

Active Publication Date: 2012-04-04
SANECHIPS TECH CO LTD
View PDF6 Cites 11 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] The FPGA test method and device provided by the prior art has a fixed structure and is not easy to expand. A test device is limited to a very specific application and corresponds to a specific function test
Develop a proprietary verification setup for each chip, greatly increasing the cost of testing
In addition, the FPGA prototype verification devi...

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Prototype verification device for programmable logic devices
  • Prototype verification device for programmable logic devices
  • Prototype verification device for programmable logic devices

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0023] In order to make the object, technical solution and advantages of the present invention more clear, the present invention will be further described in detail below in conjunction with the accompanying drawings and embodiments. It should be understood that the specific embodiments described here are only used to explain the present invention, not to limit the present invention.

[0024] An embodiment of the present invention provides a programmable logic device prototype verification device, such as image 3 As shown, the device includes a backplane (a high-speed backplane in this embodiment), at least two card slots 111 arranged and connected to the backplane, and a daughter card inserted into the card slots 111, image 3 Among them are N+2 sub-cards, the sub-card 1, sub-card 2...sub-card N, etc. are connected to each other through the high-speed backplane, wherein: sub-card 1...sub-card N signal Connect to the host, subcard N+1, and subcard N+2 are connected to instru...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to a prototype verification device for programmable logic devices. The prototype verification device comprises a back plate, at least two card slots connected to the back plate, and sub-cards inserted into the card slots, wherein the at least two sub-cards are connected through the back plate; each sub-card comprises a core plate and an adapter plate which are connected through a first connector; the adapter plate is connected to the back plate; the core plate is provided with a programmable logic device array; and the programmable logic device arrays on the at least two sub-cards are connected through the adapter plates, which are connected to the back plate, of the at least two sub-cards. The prototype verification device for the programmable logic devices has a modular and open extensible framework, the core plates can be in flexible connection with the back plate through the adapter plates according to the requirement, and a testing device is quickly constructed according to different requirements, so that one verification device is suitable for testing various chips, and cost is saved.

Description

technical field [0001] The invention relates to the technical field of IC chip testing, in particular to a programmable logic device prototype verification device. Background technique [0002] As the performance and complexity of current chips continue to increase, various defects that have never appeared before pose new challenges to traditional testing methods. It is imperative to develop a serialized test verification device suitable for chip development. An IC project integrates and classifies the requirements of the verification device, and the same series can be applied in multiple similar projects, thus avoiding the resource waste and schedule delay caused by the separate development of the verification device for each project; the test verification device can be expanded It has strong versatility and versatility, can be quickly built according to different project requirements, and is compatible with multiple projects. It is the development trend of prototype verifi...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F11/26
Inventor 张爱萍
Owner SANECHIPS TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products