Unlock instant, AI-driven research and patent intelligence for your innovation.

Memory device and method of manufacturing the same, memory system and multilayer device

A technology for storage devices and charge storage layers, which is applied in semiconductor/solid-state device manufacturing, semiconductor/solid-state device components, semiconductor devices, etc., and can solve problems such as unrealistic integration of two-dimensional memory devices

Active Publication Date: 2012-05-23
SAMSUNG ELECTRONICS CO LTD
View PDF5 Cites 55 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, further integration of two-dimensional memory devices is impractical due to the need for very expensive semiconductor equipment to further improve pattern fineness

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Memory device and method of manufacturing the same, memory system and multilayer device
  • Memory device and method of manufacturing the same, memory system and multilayer device
  • Memory device and method of manufacturing the same, memory system and multilayer device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0079] refer to Figure 1A with 1B The semiconductor device 91 may include a plurality of vertical channels 110 provided on a semiconductor substrate 190 , and a plurality of conductive patterns 150 stacked along the extending direction of the vertical channels 110 . In this example embodiment, the conductive pattern 150 includes the gate of the device 91 and constitutes the word line WL and selection lines SSL and GSL of the device. Also shown are a plurality of bit lines 170 electrically connected to the vertical channel 110 .

[0080] Lower portions of the vertical channels 110 may be respectively connected to the semiconductor substrate 190 . The upper portions of the vertical channels 110 of different groups may be respectively connected to the common bit line 170 via the contact pads 172 . The gate 150 of each layer of the device can be commonly formed: a ground selection line GSL, as the conductive layer closest to the semiconductor substrate 190; a string selection l...

Embodiment 2

[0095] refer to Figure 1H , the semiconductor device 91 a may include: a plurality of vertical channels 110 extending in a vertical direction with respect to the semiconductor substrate 190 ; and a gate stack 105 a in which the gates 150 are vertically stacked along the extending direction of the vertical channels 110 . The gate stack 105a may include an etch stop layer 120 having a vertically stacked stepped shape on opposite sides thereof. In one example, the etch stop layer 120 may extend in a horizontal direction substantially in line with the extending direction of the bit line 170, and may extend on opposite sides of the conductive pattern 150 extending in a direction substantially crossing the extending direction of the bit line 170. at the end. In this example embodiment, the etch stop layer 120 covering the gate stack 105a has a stepped structure on both sides of the memory device. Any of the embodiments of the inventive concept shown here can be applied to Figur...

Embodiment 3

[0097] refer to Figure 1I , the semiconductor device 91b may include a gate stack 105b, wherein the gate 150 is stacked on the semiconductor substrate 190 along the extending direction of the vertical channel 110 . In this embodiment, the gate stack 105a may include an etch stop layer 120 having a vertically stacked step shape on one side thereof. In one example, the etch stop layer 120 may extend in a horizontal direction substantially in line with the extending direction of the bit line 170 and may extend in one end of the conductive pattern 150 in a direction substantially crossing the extending direction of the bit line 170 . In this example embodiment, the etch stop layer 120 covering the gate stack 105a has a stepped structure at one side of the memory device. Any of the embodiments of the inventive concept shown here can be applied to Figure 1H The structure of the embodiment.

[0098]

[0099] Figure 1J is an equivalent circuit diagram showing a semiconductor ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A memory device comprises: a substrate extending in a horizontal direction; a plurality of insulation layers on the substrate; a plurality of conductive patterns, each of at least two of the conductive patterns between a neighboring lower insulation layer and a neighboring upper insulation layer; a plurality of vertical channels of semiconductor material extending in a vertical direction through the plurality of insulation layers and the plurality of conductive patterns, a gate insulating layer between the conductive pattern and the vertical channels that insulates the conductive pattern from the vertical channels; the at least two of the conductive patterns having a conductive contact region, conductive contact regions of the at least two of the conductive patterns being in a stepped configuration so that a contact region of a neighboring lower conductive pattern extends in the horizontal direction beyond a contact region of a neighboring upper conductive pattern; and an etch stop layer on the conductive contact regions, wherein the etch stop layer has a first portion on a first one of the plurality of conductive patterns and has a second portion on a second one of the plurality of conductive patterns, wherein the first portion is of a thickness that is greater than a thickness of the second portion.

Description

technical field [0001] The present disclosure herein relates to a semiconductor device, and more particularly, to a memory device and a method of manufacturing a semiconductor device, a memory system, and a multilayer device. Background technique [0002] In order to meet consumer demands for superior performance and cost reduction, semiconductor devices of higher integration are required. For semiconductor memory devices, a high degree of integration is especially important because the degree of integration is an important factor in determining product prices. For general two-dimensional or planar memory semiconductor devices, since their degree of integration is mainly determined by the circuit area occupied by a unit memory cell, the degree of integration is greatly affected by the ability to form fine patterns. However, since very expensive semiconductor equipment is required to further improve pattern fineness, further integration of two-dimensional memory devices is i...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L25/00H01L27/115H01L23/528H01L21/8247H10B69/00
CPCH01L27/11575H01L27/11551H01L27/11578H01L21/76832H01L27/11519H01L27/11548H01L27/11582H01L27/11556H01L27/11565H10B41/10H10B41/50H10B43/10H10B43/50H10B41/27H10B43/27H01L27/0688H10B41/20H10B43/20
Inventor 李宰求朴泳雨
Owner SAMSUNG ELECTRONICS CO LTD