Analog circuit fault diagnosis method based on Bayes-KFCM (Kernelized Fuzzy C-Means) algorithm

A technology for simulating circuit faults and diagnostic methods, which is applied in the direction of analog circuit testing, electronic circuit testing, etc., and can solve problems such as inability to diagnose new faults effectively and low diagnostic efficiency

Inactive Publication Date: 2012-06-27
NANJING UNIV OF AERONAUTICS & ASTRONAUTICS
View PDF3 Cites 38 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] The technical problem to be solved by the present invention is to overcome the low diagnostic efficiency brought by the tutor learning algorithm in the existing fault diagnosis method and the inability to effectively diagnose new faults, and to provide an analog circuit fault based on the Bayes-KFCM algorithm Diagnosis method, the algorithm is a tutor-less learning algorithm, which has higher diagnostic efficiency and can effectively diagnose new faults

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Analog circuit fault diagnosis method based on Bayes-KFCM (Kernelized Fuzzy C-Means) algorithm
  • Analog circuit fault diagnosis method based on Bayes-KFCM (Kernelized Fuzzy C-Means) algorithm
  • Analog circuit fault diagnosis method based on Bayes-KFCM (Kernelized Fuzzy C-Means) algorithm

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0050] The technical scheme of the present invention is described in detail below in conjunction with accompanying drawing:

[0051] Analog circuit fault diagnosis method of the present invention, such as figure 1 shown, including the following steps:

[0052] Step A. Select the optimal measurable node and test signal frequency of the circuit to be tested.

[0053] In order to make the selection of the optimal measurable node and / or test signal frequency more representative, thereby improving the fault diagnosability, the present invention uses the maximum intra-class distance as the selection basis, and the optimal measurable node and / or test signal frequency Select the signal frequency. Specifically, step A specifically includes:

[0054] Step A1, obtaining the amplitude-frequency response curve of the circuit to be tested;

[0055] Step A2, select the inflection point on the amplitude-frequency response curve and the frequencies near it as the frequency set to be select...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses an analog circuit fault diagnosis method based on a Bayes-KFCM (Kernelized Fuzzy C-Means) algorithm, which comprises the following steps of: carrying out fault diagnosis by adopting a kernelized fuzzy C-means clustering algorithm and firstly judging whether a new fault exits in a test sample, if YES, a diagnostic model of a new fault sample is trained to join a diagnosis system, or else, the fault positioning is carried out on the test sample according to a Bayes fault classification standard. In the invention, the wavelet transform pretreatment is carried out on the fault sample, and the multi-feature fusion is carried out on the wavelet coefficient energy value and the wavelet coefficient fractal dimension value of the sample to extract fault characteristics; and the frequency of an optimal measurable node and / or a test signal is selected through taking a maximum class inter-class distance as a basis. Compared with the prior art, the analog circuit fault diagnosis method realizes that the analog circuit fault diagnosis method, the new fault of an analog circuit can be effectively diagnosed, and the diagnosis accuracy can be improved.

Description

technical field [0001] The invention relates to an analog circuit fault diagnosis method, in particular to an analog circuit fault diagnosis method based on Bayes-KFCM algorithm. Background technique [0002] The test and diagnosis of analog circuits are mainly aimed at the functional test of the circuit. At present, according to the order of simulation in the test process, it can be divided into pre-test simulation and post-test simulation. According to the research literature and patent data in recent years, the intelligent fault diagnosis method is now This method belongs to the pre-test simulation method, and the intelligent diagnosis method can partially solve the problems of ambiguity and uncertainty of analog circuit faults. The most common and widely used intelligent diagnosis method is the neural network method. In recent years, the SVM-based analog circuit fault diagnosis method has achieved great development and has become an important branch of the intelligent di...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G01R31/316
Inventor 罗慧王友仁林华
Owner NANJING UNIV OF AERONAUTICS & ASTRONAUTICS
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products