Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

ldmos device and its manufacturing method

A manufacturing method and device technology, applied in semiconductor/solid-state device manufacturing, semiconductor devices, electrical components, etc., can solve the problems of low maintenance voltage of LDMOS devices, easy damage of LDMOS devices, and unsatisfactory effects, and improve ESD tolerance. capacity, increase the sustaining voltage, and reduce the effect of calorific value

Active Publication Date: 2016-01-20
CSMC TECH FAB2 CO LTD
View PDF6 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] However, for high-voltage devices, their own operating voltage is very high, and the maintenance voltage is very low. It is difficult to use the above method to increase the maintenance voltage of high-voltage devices to the level required to resist ESD. The increase is no longer effective
[0006] LDMOS (LateralDouble-diffuseMOS) devices are commonly used in existing ESD protection devices, especially in high-voltage processes, but under the conditions of large current stress generated by the ESD process, LDMOS devices are easily damaged, especially in high voltage processes
[0007] In the prior art, in order to improve the anti-ESD capability of the LDMOS device, the area of ​​the LDMOS device is usually increased, that is, in the multi-finger structure, the number of LDMOS devices is increased. However, due to the low sustain voltage of the LDMOS device itself, this The effect of this method is not very ideal

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • ldmos device and its manufacturing method
  • ldmos device and its manufacturing method
  • ldmos device and its manufacturing method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0033] In order to make the above objects, features and advantages of the present invention more comprehensible, specific implementations of the present invention will be described in detail below in conjunction with the accompanying drawings.

[0034] In the following description, a lot of specific details are set forth in order to fully understand the present invention, but the present invention can also be implemented in other ways different from those described here, and those skilled in the art can do it without departing from the meaning of the present invention. By analogy, the present invention is therefore not limited to the specific examples disclosed below.

[0035] Secondly, the present invention is described in detail in combination with schematic diagrams. When describing the embodiments of the present invention in detail, for the convenience of explanation, the cross-sectional view showing the device structure will not be partially enlarged according to the gener...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

An LDMOS component and a manufacturing method therefor. The component comprises a substrate. The substrate comprises a first well region (201), a second well region (202) located within a surface of the first well region (201), a doped region (203) located within a surface of the second well region (202), a field oxide (204) located at a periphery of the doped region (203), a drift region (205) located under the field oxide (204), and a drain region (206) located within a surface of the doped region (203), where a certain distance is provided between an edge of the drain region (206) and an edge of the drift region (205). The component increases the distance between the edge of the drain region and the edge of the drift region, thereby increasing the resistance between the edge of the drain region and the edge of the drift region, increasing a flow path of electric current between the edge of the drain region and the edge of the drift region, and thus increasing a sustained voltage of the component. Hence when an instance of ESD occurs, as the electric current between the drain region and the drift region is no longer concentrated, the amount of heat generated by the component is reduced, and a burnout of the component is prevented, thus providing the LDMOS component with enhanced tolerance against ESD.

Description

technical field [0001] The invention relates to the technical field of semiconductor manufacturing, and more specifically, relates to an LDMOS device and a manufacturing method thereof. Background technique [0002] Electrostatic discharge (ESD) is a common natural phenomenon in daily life. The electrostatic discharge process can generate a large current in a short time. For example, the electrostatic discharge phenomenon (HBM for short) that occurs on the human body usually occurs within hundreds of nanoseconds. , the maximum current peak can reach several amperes, while in some other models, such as CDM (charged device model), MM (machine model), the electrostatic discharge occurs for a shorter time and generates a larger current, such a large current Passing through the integrated circuit in a short period of time will seriously exceed the maximum value that the circuit itself can withstand, resulting in serious physical damage to the integrated circuit, and in severe cas...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L29/78H01L21/336
CPCH01L29/0847H01L29/42368H01L29/66659H01L29/7835
Inventor 代萌林中瑀
Owner CSMC TECH FAB2 CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products