Check patentability & draft patents in minutes with Patsnap Eureka AI!

Development method and system of chip testing software

A technology for chip testing and development systems, applied in software testing/debugging, software emulation/interpretation/simulation, program control devices, etc., can solve problems such as inability to generate IC test data streams, shorten time-to-market, improve success rate, Development cost reduction effect

Inactive Publication Date: 2013-12-11
SHANGHAI HIGH DEFINITION DIGITAL TECH IND
View PDF5 Cites 7 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0008] 1. Provide a method and data generator for generating IC test data to solve the problem that various correct and wrong IC test data streams cannot be generated without ATE

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Development method and system of chip testing software
  • Development method and system of chip testing software
  • Development method and system of chip testing software

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0039] The present invention will be further described below with reference to the examples in the drawings.

[0040] The invention relates to the field of chip (IC) testing, and mainly refers to a chip testing software development system and method, which is applied to the development and debugging of chip testing software. By adopting the system and method of the present invention, the participation of ATE and chip is not required during chip testing software development, thereby greatly reducing the cost of chip testing. At the same time, the chip test software development start can be greatly advanced without the need for chip participation, which ensures the development and debugging time of the chip test software, and can greatly improve the success rate of the chip test software.

[0041] At the same time, the method can be used to develop the chip test software that the user specifies the host to process the data source and chip test data. It meets the needs of users for h...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a method and system for developing IC (Integrated Circuit) testing software, which are applied to the development and debugging of the testing software in chip testing. The system at least comprises a mainframe, a plurality of computers or network terminals for running the program of the mainframe, an ATE (Automatic Test Equipment) emulator, a plurality of computers or network terminals for running the program of the ATE emulator, and a data source used for any carriers of effective data of the program of the mainframe, wherein the effective data is used for recording the data for which the ATE emulator can not perform direct access. According to the invention, an ATE data processing module, a network communication module and the program of the mainframe are developed without the existence of the ATE, so that the ATE which does not participate in the development of the chip testing software can be used for formal testing, thus the development cost of the chip testing software is greatly lowered; meanwhile, the participation of a chip is not required, so that the development of the chip testing software can be started earlier, therefore, the time delay of the chip testing, caused by the development of the chip testing software, is avoided, namely that the time-to-market of the chip is shortened; and in addition, the software developing and debugging time for a developer is enough, so that the software success rate can be sufficiently ensured.

Description

Technical field [0001] The invention relates to the field of chip testing, and mainly relates to an ATE simulator in chip testing and a method for developing ATE peripheral software in chip testing. Background technique [0002] In recent years, as the scale of chip / IC design complexity continues to expand, chip testing has become more and more complex, which makes IC testing more and more expensive. At the same time, in order to meet the various needs of customers, especially the needs of information security and complex calculations, when the chip is tested for ATE (Automatic Test Equipment, integrated circuit (IC) automatic test machine) testing, it is necessary to use the host specified by the customer for data processing. Do not want ATE to complete these data processing (such as information security requirements, or data processing speed requirements), which requires the development of host programs on the host. If you need ATE to participate in the development of these ho...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F9/44G06F9/455G06F11/36
Inventor 杨兵王旭升许集润柴亮王素娟商迪刘坤孙军管云峰戴杨
Owner SHANGHAI HIGH DEFINITION DIGITAL TECH IND
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More