Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Signal processing system based on FPGA (Field Programmable Gate Array) of acoustic Doppler current profiler

An acoustic Doppler and signal processing technology, applied in the field of FPGA technology, can solve problems such as cache emptying, affecting system computing performance, and inability to obtain computing performance, achieving the effect of complete functions and strong scalability

Active Publication Date: 2013-12-25
ZHEJIANG UNIV OF TECH
View PDF5 Cites 10 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

DSP has the advantages of relatively mature technology, complete implementation tools, and simple programming. However, due to the limitations of its internal structure, phenomena such as cache misses often occur during calculations, which affect system computing performance.
In the design of DSP technology, the continuous computing performance can only be maintained at 10% to 33% of its peak computing performance, and high computing performance cannot be achieved.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Signal processing system based on FPGA (Field Programmable Gate Array) of acoustic Doppler current profiler
  • Signal processing system based on FPGA (Field Programmable Gate Array) of acoustic Doppler current profiler
  • Signal processing system based on FPGA (Field Programmable Gate Array) of acoustic Doppler current profiler

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0028] The concrete implementation process of the present invention is described below in conjunction with accompanying drawing:

[0029] Such as figure 1 As shown, the structural block diagram of the FPGA-based acoustic Doppler current profiler signal processing system. The system consists of a main processor module (110), a slave processor module (120), an echo signal acquisition module (130), a communication module (140), a power supply module (150), a control signal output module (160), a data storage Module (170) is composed.

[0030] Wherein, the main processor module (110) adopts the FPGA processor of Xilinx Company as the core, cooperates with the DDR2 circuit and the Flash storage circuit, and is composed of the slave processor module (120), the echo signal acquisition signal module (130), The communication module (140) and the control signal output module (160) are connected to manage the working process of the above modules. Moreover, the main processor module (1...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a signal processing system of an acoustic Doppler current profiler based on an FPGA (Field Programmable Gate Array). The signal processing system comprises a main processor module, a slave processor module, an echo signal acquisition module, a communication module, a power source module, a control signal output module and a data storage module, wherein the echo signal acquisition module is used for synchronously acquiring echo signals fed back by the current profiler and transmitting the sampled signals to the main processor module; the main processor module is responsible for the realization of a signal processing algorithm and comprises multiple down-sampling filtration, multiple correlation operation and the like; in addition, processed data also need to be stored; the processed data are stored in the data storage module; the slave processor module is used as an auxiliary processing unit and is used for the communication management of power dissipation of the system and partial data; the communication module is used for completing the receiving and dispatching of external data. Aiming at the characteristics of large data volume and algorithm complexity of a processing unit of the acoustic Doppler current profiler, the signal processing system uses the FPGA as a core data processor of the main processor module, so that the timeliness and the accuracy of data processing are ensued. The signal processing system has the advantages of strong expansibility multiple functions and meets the high requirements of the acoustic Doppler current profiler on data operation.

Description

technical field [0001] The invention relates to FPGA technology and Doppler frequency shift technology, in particular to a system using FPGA to process signals of an acoustic Doppler velocity profiler. Background technique [0002] In the hydrological survey of rivers, the measurement of flow velocity is a very important task. In the past, single-point flow meters (such as mechanical flow meters, electrical connection flow meters, etc.) were generally used to measure the flow of each vertical line one by one. Measure the flow velocity at a point, and then convert the flow rate of the entire section according to the flow velocity area method. Although the measurement accuracy of this test method can meet the requirements of the hydrological test specification, it takes a long time and has a large work intensity, which are its great disadvantages. Acoustic Doppler Velocity Profiler (ADCP for short) uses the acoustic Doppler effect to measure flow. A pulse of a certain frequen...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G01P5/24
Inventor 陈朋蓝晓柯朱威汝岩金峰俞立
Owner ZHEJIANG UNIV OF TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products