Isomerous CMP (Chip Multi-Processor) static state task scheduling method

A task scheduling and task technology, applied in the direction of program startup/switching, resource allocation, multi-program device, etc., can solve the problem of excessive processor core idle time, untimely processing of redundant tasks, and affecting heterogeneous CMP performance, etc. problem, to achieve the effect of improving resource utilization, reducing communication overhead, and improving task scheduling efficiency

Inactive Publication Date: 2014-08-13
HARBIN ENG UNIV
View PDF1 Cites 14 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, the task scheduling algorithm in the existing heterogeneous CMP is still not ideal. There are problems such as too single task priority selection,

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Isomerous CMP (Chip Multi-Processor) static state task scheduling method
  • Isomerous CMP (Chip Multi-Processor) static state task scheduling method
  • Isomerous CMP (Chip Multi-Processor) static state task scheduling method

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0045] The static task scheduling method of heterogeneous CMP of the present invention includes the following steps:

[0046] Step 1: Such as figure 1 , figure 2 As shown, the linear clustering method is used to merge all tasks that meet the task merging conditions in the DAG graph to their parent tasks;

[0047] Depth-first traverses all tasks in the DAG graph, and merges all tasks that meet the merge conditions. By merging the tasks whose communication overhead accounts for a large proportion of the total task completion time, shorten the total task completion time and optimize the task graph.

[0048] Task merging must meet two conditions at the same time:

[0049] (1) The current task has a single parent task and is the only child task of the only parent task;

[0050] (2) The communication overhead between the current task and its only parent task is greater than or equal to its maximum computing overhead on different processor cores, that is, C(v i ,v j )≥max(W(v j ,p q )}, the...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to an isomerous CMP (Chip Multi-Processor) static state task scheduling method. The method is characterized in that 1, all tasks conforming to task merger conditions in a DAG (Directed Acyclic Graph) are incorporated into parent tasks by using a linear cluster method; 2, the DAG is layered according to a top-to-bottom method, and the smaller the layer value is, the higher the task priority is higher; a key task has the highest priority in the tasks of the same layer, and other non-key tasks are added into a dispatching list according to the descending order of task priority weight numbers; 3, a primary task is obtained from the dispatching list for distribution, the copied tasks in a task mapping graph are subjected to redundancy detection layer by layer, and redundancy tasks in the task mapping graph are deleted; the task mapping graph from which the redundancy tasks are deleted is adjusted, and the earliest execution completion time of each subsequent task is recalculated.

Description

technical field [0001] The invention relates to a static task scheduling method of heterogeneous CMP. Background technique [0002] With the deepening of the application of computer systems in people's lives, the design of computer systems has also entered a new era. In the past, the improvement of processor performance was often achieved by increasing its main frequency or increasing the degree of parallelism at the instruction level. However, as the chip manufacturing process is gradually approaching the technical limit, in terms of computer architecture, it is no longer possible to improve system performance by increasing the main frequency of the processor. The chip can no longer withstand the increase in heat dissipation caused by a large number of transistors, and the increase in the main frequency has also led to an increase in chip energy consumption. The superscalar technology that can improve instruction-level parallelism has also encountered a bottleneck, and it...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F9/48G06F9/50
Inventor 李静梅孙冬微韩启龙
Owner HARBIN ENG UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap