Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Linear analog circuit fault diagnosis method

A technology for simulating circuit faults and diagnosis methods, which is applied in the directions of analog circuit testing, electronic circuit testing, and electrical digital data processing, etc. It can solve problems such as the influence of tolerance fault diagnosis, incompetence, and difficult solution of equations, etc., to achieve accurate fault diagnosis results , the calculation process is simple, and the effect of reducing the impact

Inactive Publication Date: 2014-12-10
UNIV OF ELECTRONICS SCI & TECH OF CHINA
View PDF4 Cites 6 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, it is obvious that the commonly used open-circuit and short-circuit fault models, as well as fixed-parameter fault types (such as parameters drifting up and down by 50%) and fault segment models (such as parameters changing from ±5% to ±10%) are not up to the task.
The system transfer function model can theoretically diagnose soft faults in the network, but because the system transfer function needs to be written for fault diagnosis, there are disadvantages such as complex circuits are difficult to write transfer functions, equations are not easy to solve, and component tolerances may cover fault signal
[0005] (2) The influence of tolerance on fault diagnosis
The tolerance problem will also cause the fault output to change around the standard fault output, which will affect the accuracy of fault diagnosis

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Linear analog circuit fault diagnosis method
  • Linear analog circuit fault diagnosis method
  • Linear analog circuit fault diagnosis method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment

[0084] In order to illustrate the actual working process of the present invention, a second-order Thomas circuit is selected for experimental verification. The tolerance and measurement error of the experiment are defined as: resistance tolerance range a R =±5%, capacitance tolerance range a C =±10%, measurement error range e=±5%. Figure 7 is a second-order Thomas circuit diagram. Such as Figure 7 As shown, in this embodiment, the output terminals of each operational amplifier are used as measuring points, which are respectively marked as n1, n2 and n3 from left to right. fault modeling stage, the resistor R j The parameters are adjusted to 2R j , capacitive element C j adjusted to 2C j . The excitation signal is a 1kHz, 1V sinusoidal signal. Table 1 shows the simulated voltages obtained under various fault conditions in this embodiment. In this embodiment, the unit of voltage is V.

[0085]

[0086] Table 1

[0087] Table 2 is the calculated voltage phasor in...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a linear analog circuit fault diagnosis method. The linear analog circuit fault diagnosis method comprises the steps of firstly simulating an analog circuit to obtain fault feature column vectors corresponding to fault source elements, dividing the corresponding fault source elements into an ambiguity set when the fault feature column vectors are identical within an error range, selecting a representative fault source element from each ambiguity set, respectively performing Q-time simulation on each representative fault source element to obtain Q fault feature column vectors, using each representative fault source element as a category, obtaining classification model data according to the corresponding fault feature column vectors, obtaining fault column vectors according to normally-operating output voltage phasor quantity vectors and fault output voltage phasor quantity vectors when the analog circuit breaks down, and classifying the fault column vectors according to the classification model data and corresponding classification methods to obtain fault diagnosis results. The linear analog circuit fault diagnosis method is simple and easy to operate and is based on multiple-time simulation, and the influence of tolerance on fault diagnosis can be effectively reduced.

Description

technical field [0001] The invention belongs to the technical field of fault diagnosis of analog circuits, and more specifically relates to a method for fault diagnosis of linear analog circuits. Background technique [0002] In the current field of analog circuit fault diagnosis technology, there are two key and difficult problems to be solved. [0003] (1) Analog component parameter continuity problem [0004] The solution to this problem is to uniformly model the continuous variation of component parameters (from zero to infinity). However, it is obvious that the commonly used open-circuit and short-circuit fault models, as well as fixed-parameter fault types (such as parameter drift up and down by 50%) and fault segment models (such as parameter changes from ±5% to ±10%) are not up to the task. The system transfer function model can theoretically diagnose soft faults in the network, but because the system transfer function needs to be written for fault diagnosis, there...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G01R31/316G06F19/00
Inventor 杨成林田书林刘震龙兵
Owner UNIV OF ELECTRONICS SCI & TECH OF CHINA
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products