On-chip network congestion control method based on dynamic routing table

Abstract

The on-chip network congestion control method based on the dynamic routing table belongs to the field of on-chip network congestion control methods, including defining self-updating rules of the dynamic routing table, starting and initializing the on-chip network, solving and self-dynamic routing table, determining non-failure neighboring nodes and delivering data and other steps. This method adopts a dynamic routing table in the network on chip for the first time. The dynamic routing table can dynamically update and decide its own current optimal transmission path according to the current status of other nodes and can better reflect the global awareness. Each dynamic routing table Always save the best path with the least global congestion to any other destination node, which is convenient for fast reading and use, and greatly reduces the time for repeated calculations. In addition, this method can also reduce frequent read and write operations between routing nodes, reduce the amount of data calculation and save the time occupied by calculation, thereby alleviating and limiting the generation of network congestion, and improving the data processing capability and throughput of the entire network on chip quantity.

Description

technical field [0001] The invention belongs to the field of on-chip network congestion control methods, and in particular relates to an on-chip network congestion control method based on a dynamic routing table. Background technique [0002] Network-on-chip (Noc) is developed from the original system-on-chip (Soc) communication method, and is a brand-new communication mechanism on chip. The original system-on-a-chip is based on the bus transmission method, which is difficult to meet the current network transmission requirements. Therefore, it borrows from the computer network to produce a network-on-chip. The system based on the network-on-chip (NoC) can better adapt to the global asynchronous and local synchronous clock mechanism used in the design of complex multi-core system-on-chip (SoC) in the future, and its performance is significantly better than that of the original bus system. 2D mesh topology network-on-chip is a two-dimensional routing matrix composed of routin...

AI Technical Summary

Problems solved by technology

[0006] In order to solve the problem that the existing congestion avoidance routing algorithm does not have a dynamic routing table that can be updated by itself, it usually performs a real-time query of the congestion status of adjacent nodes and a comparison and screening operation based on the congestion degree values ​​​​of different paths before each decision. Applying the existing congestion avoidance routing algorithm directly to the on-chip network will result in a cumulative increase in the data processing volume of each routing node, and frequent interactive reading and writing between nodes. synchronous accumulation and eventual burst

Images