Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Address mapping algorithm for transposed matrix based on single-port SRAM

A technology of address mapping and transposing matrix, applied in digital video signal modification, electrical components, image communication, etc., can solve the problems of low throughput, high power consumption, high hardware overhead, etc.

Active Publication Date: 2015-01-07
FUDAN UNIV
View PDF3 Cites 6 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In the design of these 2D-DCT / IDCT, the transpose matrix is ​​based on the register array, the hardware overhead is large, and the movement of data in the register results in high power consumption
An address mapping algorithm based on the transposition matrix of single-port SRAM has been proposed, but this algorithm is only suitable for low-throughput 2D-DCT / IDCT architectures

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Address mapping algorithm for transposed matrix based on single-port SRAM
  • Address mapping algorithm for transposed matrix based on single-port SRAM
  • Address mapping algorithm for transposed matrix based on single-port SRAM

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0047] The method of the present invention will be further specifically described below by taking an 8x8 input matrix as an example through examples and in conjunction with the accompanying drawings.

[0048] For an 8x8 input matrix, 4 rows are input each time, and the input is divided into two times. The corresponding address mapping add(i) and badd(i) is as follows Figure 1 As shown, W / R=0 during the write operation, the input data passes through the MAM module, MAM sorts the input data according to badd(i) to specify the Bank where the input data is written, and then the data is written into the i-th bank through add(i) The specified byte of the Bank; after the input data storage is completed, start the read operation W / R=1, read the column data from the SRAM according to add(i), and then sort and output the read column data according to badd(i), Four columns of data are output each time, and the output is divided into two times.

[0049] The present invention adopts an add...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention belongs to the technical field of high-definition digital video compression coding and decoding and particularly relates to an address mapping algorithm for a transposed matrix based on a single-port SRAM in a 2D-DCT / IDCT under HEVC video coding standards. The address mapping algorithm is based on the algorithm of transposition of matrix blocks, that is, the matrix is divided into blocks first, the whole matrix and small-sized matrix blocks are transposed with the small-sized matrix blocks and basic elements as units, and transposition of the small-sized matrix blocks can be achieved directly by means of ranking. The algorithm is implemented on the basis of transform units (TUs) and supports four sizes of the TUs allowed by the HEVC, the fixed throughput rate 32 pixes / cycle can be realized, and the method is applicable to the 2D-DCT / IDCT with a high throughput rate and a high-performance video coder and decoder. According to the algorithm, by means of a hardware structure, the area can be reduced by 40% or so; compared with an existing address mapping algorithm for the transposed matrix based on the single-port SRAM, the algorithm has the advantages that on the condition of not increasing hardware expenses, a higher throughput rate can be obtained, and real-time coding of high-definition videos can be achieved.

Description

technical field [0001] The invention belongs to the technical field of high-definition digital video compression encoding and decoding, and is aimed at the HEVC video encoding and decoding standard, and specifically relates to an address suitable for the 2D-DCT / 2D-IDCT transposition matrix in a video encoder and a decoder under the HEVC video encoding standard Mapping algorithm. Background technique [0002] HEVC (High Efficiency Video Coding) is a next-generation video codec standard proposed by JCTVC, an organization jointly established by the International Telecommunications Organization (ITU) and the Motion Picture Experts Group (MPEG). The goal is to double the compression rate compared to the previous generation standard H.264 / AVC under the premise of the same visual effect. In order to achieve the goal, the computational complexity of HEVC is greatly increased compared with H.264, so the hardware overhead and power consumption of the HEVC encoder and decoder are rela...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H04N19/625H04N19/122H04N19/13
Inventor 范益波谢峥程魏曾晓洋
Owner FUDAN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products