Multi-bus protection outlet arbitration fault tolerance system and method

A fault-tolerant system and multi-bus technology, applied in the field of multi-bus protection export arbitration fault-tolerant system, can solve problems such as misoperation or refusal to operate, protection device refusal to operate, and the entire device cannot operate as required, so as to meet the correctness requirements and improve The effect of fault tolerance and guaranteed reliability

Active Publication Date: 2015-07-29
NANJING GUODIAN NANZI POWER GRID AUTOMATION CO LTD
View PDF5 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] Some existing protection devices use a single CPU system. When any link of the system fails, the entire device cannot operate as required, which is likely to cause malfunction or refusal to operate; some devices have a multi-CPU system designed on a single bus. , if the bus fails, each CPU system cannot work normally; some devices use a dual-CPU system, but one of the CPU systems controls the outlet general start relay of the protection device, and the other CPU system is used to control the protection trip This is a simple serial design idea. When any link of the two CPU systems fails, it will still cause the protection device to refuse to operate.
[0004] None of the above devices can well solve the fault tolerance and reliability requirements of relay protection

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Multi-bus protection outlet arbitration fault tolerance system and method
  • Multi-bus protection outlet arbitration fault tolerance system and method
  • Multi-bus protection outlet arbitration fault tolerance system and method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0046] like figure 1 , In this embodiment, it is composed of CPU (CPU1, CPU2... CPUn), filter chips U1, U2... Un, action counter D1, return counter D2, comparator D3 and outlet relay K. System CPU1, CPU2 ... CPUn output protection exit signal ESG1, ESG2 ... ESGn connected to the input pin IN of the filter chip U1, U2 ... Un, system CPU1, CPU2 ... CPUn output fault signal DER1, DER2 ... DERn connected to the filter chip U1, The enable pins EN of U2 ... Un, the output pins OUT of the filter chips U1, U2 ... Un are respectively connected to the input pins IN1, IN2 ... INn of the action counter D1 and the pins IN1, IN2 ... INn of the return counter D2, The pin OUT of the action counter D1 is connected to the pin A of the comparator D3, the pin OUT of the return counter D2 is connected to the pin B of the comparator D3, and the output pin OUT of the comparator D3 outputs the control signal ESG and the export relay K The negative pole of the input terminal is connected, the positiv...

Embodiment 2

[0053] This embodiment is a special case of Embodiment 1. When the number of CPU systems is 3, the system can evolve into a three-bus protection export arbitration fault-tolerant system, such as Figure 4 As shown, it consists of CPU1, CPU2, CPU3, filter chip U1, filter chip U2, filter chip U3, action counter D1, return counter D2, comparator D3 and export relay K. The system CPU1 output protection exit signal ESG1 is connected to the input pipe IN pin of the filter chip U1, the system CPU1 output fault signal DER1 is connected to the enable pin EN of the filter chip U1, and the system CPU2 output protection exit signal ESG2 is connected to the filter chip U2. IN pin, the system CPU2 output fault signal DER2 is connected to the EN pin of the filter chip U2, the system CPU3 output protection export signal ESG3 is connected to the IN pin of the filter chip U3, and the system CPU3 output fault signal DER3 is connected to the EN pin of the filter chip U3 Pins, the OUT pin of the f...

Embodiment 3

[0056] This embodiment is a special case of embodiment 2. When the number of CPU systems is 2, the system is a dual-bus protection export arbitration fault-tolerant system, such as Figure 5 As shown, it is composed of CPU1, CPU2, filter chip U1, filter chip U2, action counter D1, return counter D2, comparator D3 and export relay K. The system CPU1 output protection exit signal ESG1 is connected to the IN pin of the filter chip U1, the system CPU1 output fault signal DER1 is connected to the EN pin of the filter chip U1, and the system CPU2 output protection exit signal ESG2 is connected to the IN pin of the filter chip U2. The system CPU2 output fault signal DER2 is connected to the EN pin of the filter chip U2, the OUT pin of the filter chip U1 is connected to the IN1 pin of the action counter D1 and the IN1 pin of the return counter D2, and the OUT pin of the filter chip U2 is connected to The IN2 pin of the action counter D1 and the IN2 pin of the return counter D2, the pi...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a multi-bus protection outlet arbitration fault tolerance system which comprises a first power supply, a second power supply, a plurality of CPUs (central processing unit), a plurality of filtering chips, an action counter, a return counter, a comparator and an outlet relay. Each CPU is connected with the corresponding filtering chip, the action counter and the return counter are connected with the filtering chips, output ends of the action counter and the return counter are connected with an input end of the comparator, an output end of the comparator is connected with a negative electrode of an input end of the outlet relay, a positive electrode of an input end of the outlet relay is connected with the second power supply, and the first power supply is connected with the filtering chips, the action counter, the return counter and the comparator. Redundancy and fault tolerance design principles are simultaneously considered, and act-refused prevention and act-error prevention of the CPUs in a protection device are organically integrated.

Description

technical field [0001] The invention relates to the technical field of industrial automation control, in particular to a multi-bus protection export arbitration fault-tolerant system and method. Background technique [0002] With the increasing integration of relay protection devices in the power system, a single protection device undertakes more and more protection functions, and some even all the main protection and backup protection of a unit are concentrated on one protection device. This makes it possible that when any link of the hardware system in the device has a problem, the protected object may lose part or all of the protection. [0003] Some existing protection devices use a single CPU system. When any part of the system fails, the entire device cannot operate as required, which is likely to cause misoperation or refusal to operate; the multi-CPU system of some devices is designed on a single bus. , if the bus fails, each CPU system cannot work normally; some de...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): H02H7/26
Inventor 包明磊徐业荣李明
Owner NANJING GUODIAN NANZI POWER GRID AUTOMATION CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap