Supercharge Your Innovation With Domain-Expert AI Agents!

Method and system for implementing 10gbase-x4 PCS architecture using 20bits data interface

A data interface and data technology, applied in the field of network communication, can solve the problems of high clock frequency, increase chip power consumption, etc., and achieve the effect of reducing power consumption

Active Publication Date: 2018-08-14
SUZHOU CENTEC COMM CO LTD
View PDF2 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] Among them, 10GBase-X4 is a physical interface type defined by IEEE802.3. 10GBase-X4 PCS is composed of 4 channels. Traditional 10GBase-X4 PCS mostly adopts 10bit interface architecture. In this architecture, the rate of each channel is 3.125Gbit / s, so it needs to run at 312.5MHz clock, the clock frequency is too high, and at the same time increases the power consumption of the chip

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method and system for implementing 10gbase-x4 PCS architecture using 20bits data interface
  • Method and system for implementing 10gbase-x4 PCS architecture using 20bits data interface
  • Method and system for implementing 10gbase-x4 PCS architecture using 20bits data interface

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0080] The present invention will be described in detail below in conjunction with specific embodiments shown in the accompanying drawings. However, these embodiments do not limit the present invention, and any structural, method, or functional changes made by those skilled in the art according to these embodiments are included in the protection scope of the present invention.

[0081] Such as Figure 1A , Figure 1B As shown, in an embodiment of the present invention, a method for implementing a 10GBase-X4 PCS architecture using a 20bits data interface is provided.

[0082] The working clock of the 10GBase-X4 PCS framework of the present invention is 156.25MHz.

[0083] In this embodiment, the method includes:

[0084] In the receive direction of data,

[0085] S1. Demarcate the 20bit data to generate new 20bit data 1;

[0086] S2. Decoding the 20-bit data 1 to generate new 2-byte data;

[0087] S3. De-jittering the 2-byte data to generate new 2-byte data 1;

[0088] In...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present invention provides a method and a system for implementing a 10GBase-X4 PCS architecture using a 20bits data interface, the method comprising: demarcating 20bit data in the receiving direction of data to generate new 20bit data 1; Data 1 is decoded to generate new 2-byte data; the 2-byte data is dejittered to generate new 2-byte data 1; in the direction of data transmission, the 2-byte data sent by the upper layer of the PCS is received 2. Encode the 2-byte data 2 to generate new 20-bit data 2 . The method and system for realizing the 10GBase-X4 PCS architecture by adopting the 20bits data interface of the present invention demarcate, decode, de-jitter, and encode the original data, so that its working clock is effectively reduced to the clock frequency of the traditional 10GBase-X4 PCS architecture half of that, thereby reducing the power consumption of the chip.

Description

technical field [0001] The invention relates to the field of network communication, in particular to a method and a system for realizing a 10GBase-X4PCS architecture by adopting a 20bits data interface. Background technique [0002] With the development of network technology and the popularization of informatization applications, Ethernet switches have been used more and more widely, and different application scenarios have different requirements for the port form and transmission rate of switches. [0003] Among them, 10GBase-X4 is a physical interface type defined by IEEE802.3. 10GBase-X4 PCS is composed of 4 channels. Traditional 10GBase-X4 PCS mostly adopts 10bit interface architecture. In this architecture, the rate of each channel is 3.125Gbit / s, therefore, it needs to run under the clock of 312.5MHz, the clock frequency is too high, and the power consumption of the chip is increased at the same time. Contents of the invention [0004] The purpose of the present in...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H04L12/935H04L49/111
CPCH04L49/30
Inventor 郑晓阳王东贺伟
Owner SUZHOU CENTEC COMM CO LTD
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More