Array substrate, preparing method of array substrate, display panel and display device
A technology for an array substrate and a display area, which is applied in the fields of an array substrate and a preparation method thereof, a display panel, and a display device, can solve the problems affecting product quality, signal line breakage, resistance to voltage difference, etc.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Example Embodiment
[0054] Example 1:
[0055] Such as image 3 As shown, this embodiment provides an array substrate including a display area and a peripheral area. The peripheral area is provided with signal traces. A protection layer 62 is provided in a preset area of the peripheral area. The preset area at least includes Areas with signal routing.
[0056] In the array substrate provided by this embodiment, since a protective layer 62 is provided in the predetermined area of the peripheral area, the protective layer 62 can prevent the gold ball 81 in the frame sealant 8 from moving the signal to the array substrate after being pressed. The line has an adverse effect. That is to say, it can prevent the golden ball 81 from piercing the passivation layer 5, thereby causing a short circuit of the signal wiring.
[0057] Optionally, the protective layer 62 is made of metal or metal oxide. Generally, the hardness of metal or metal oxide is large. At the same time, corresponding to TN type display, ...
Example Embodiment
[0071] Example 2:
[0072] Such as Figure 4 As shown, this embodiment provides an array substrate including a display area and a peripheral area. The peripheral area is provided with signal traces. A protection layer 62 is provided in a preset area of the peripheral area. The preset area at least includes Areas with signal routing.
[0073] In the array substrate provided in this embodiment, since the protective layer 62 is provided in the predetermined area of the peripheral area, the protective layer 62 can prevent the support such as the silicon balls 82 and / or glass fiber in the frame sealant 8 from being pressed It has an adverse effect on the signal routing of the array substrate. In other words, it can prevent the support such as the silicon ball 82 and / or glass fiber from piercing the passivation layer 5, thereby causing the signal trace to break.
[0074] Optionally, the protective layer 62 is made of metal or metal oxide. Under normal circumstances, metals or metal...
Example Embodiment
[0087] Example 3
[0088] This embodiment provides a method for manufacturing an array substrate, which includes the following steps:
[0089] Forming a thin film transistor on the base substrate;
[0090] The pixel electrode 6 is formed by a patterning process on the base substrate on which the thin film transistor is formed; wherein, the protective layer 62 and the pixel electrode 6 are formed by a single patterning process. The protective layer 62 and the pixel electrode 6 are formed through one patterning process, thereby saving process steps and reducing manufacturing costs.
[0091] Optionally, include the following steps:
[0092] On the base substrate, a gate pattern is formed in the display area of the array substrate through a patterning process, and the gate wiring 21 and the common electrode wiring 2 that are arranged in the same layer as the gate and located in the peripheral area of the array substrate Graphics
[0093] Forming a pattern of the gate insulating layer 3...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap