Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Multilayer circuit board expansion and shrinkage coefficient obtaining method and manufacturing method of multilayer circuit board

A technology of expansion and contraction coefficient and acquisition method, which is applied in multilayer circuit manufacturing, printed circuit manufacturing, printed circuit, etc., can solve problems such as difficult alignment, achieve accurate expansion and contraction coefficient, and improve alignment

Active Publication Date: 2016-03-02
KALEX MULTI LAYER CIRCUIT BOARD (ZHONGSHAN) CO LTD
View PDF3 Cites 7 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Then, for multilayer circuit boards with a high number of layers (6 layers and above), due to differences in the type of board, the residual copper rate on the inner layer board, and the processing process of the board, the multilayer circuit board obtained by the MassLam process will swell. After shrinking, the alignment between layers is difficult to control within + / -4mil

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Multilayer circuit board expansion and shrinkage coefficient obtaining method and manufacturing method of multilayer circuit board
  • Multilayer circuit board expansion and shrinkage coefficient obtaining method and manufacturing method of multilayer circuit board

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0024] Embodiments of the present invention are described in detail below:

[0025] The multilayer circuit board expansion and contraction coefficient acquisition method of the present invention comprises the following steps:

[0026] Provide N-2 inner boards and outer boards 10 to be laminated, add targets on the four top corners of each inner board, and make the targets between the inner boards staggered; please refer to figure 1 , figure 1 A schematic structural diagram of the projection of the targets on the N-2 inner boards onto the outer board 10 is shown. After the targets between the boards are staggered and set, the N-2 inner boards can be drilled by the X-Ray target drilling machine. The target position information on the layer boards is obtained at the same time, so the expansion and contraction coefficients of the inner layer boards can be obtained according to the target position information on each inner layer board.

[0027] The N-2 inner layer boards and the...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
Diameteraaaaaaaaaa
Login to View More

Abstract

The invention discloses a multilayer circuit board expansion and shrinkage coefficient obtaining method and a manufacturing method of a multilayer circuit board. The multilayer circuit board expansion and shrinkage coefficient obtaining method comprises the following steps: providing multiple inner plates to be pressed and an outer plate, adding more than three targets to the inner layers, and enabling the targets between the multiple inner layers to be arranged in a staggered mode; performing lamination processing on the multiple inner layers and the outer layer; obtaining target position information of the multiple inner plates through an X-Ray target drilling machine; and according to the target position information of the inner plates, obtaining an expansion and shrinkage coefficient b of the inner plates through calculation. According to the multilayer circuit board expansion and shrinkage coefficient obtaining method, the targets between each inner plate is arranged in a staggered mode, and after the targets between the inner plates are arranged in a staggered mode, the target position information of the N-2 inner layers can be simultaneously obtained through the X-Ray target drilling machine, such that the expansion and shrinkage coefficient of each inner plate can be obtained according to the target position information of each inner plate, and the alignment accuracy of line patterns between the inner plates can be improved.

Description

technical field [0001] The invention relates to the technical field of manufacturing multilayer circuit boards, in particular to a method for obtaining expansion and contraction coefficients of multilayer circuit boards and a method for manufacturing multilayer circuit boards. Background technique [0002] The pressing process of multilayer circuit boards is to control the process of pressing plates by applying hot plate temperature, pressing pressure, controlling duration and vacuuming, so that the prepregs between adjacent layers of circuit boards are pressed into fully cured resin, and Bond multiple inner substrates and copper foils to form a multilayer circuit board to ensure the electrical and mechanical properties of the multilayer circuit board. The pressing methods of multilayer circuit boards include MassLam (large pressing method) and PinLam (pin positioning pressing method). Among them, for the commonly used MassLam process, the plate will expand and shrink after...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H05K3/46
CPCH05K3/4611H05K2201/068H05K2203/061H05K2203/162
Inventor 戴匡
Owner KALEX MULTI LAYER CIRCUIT BOARD (ZHONGSHAN) CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products