Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A double grid line array substrate, test method, display panel and display device

A technology of array substrates and double gate lines, which is applied in semiconductor/solid-state device testing/measurement, semiconductor devices, electrical components, etc., can solve problems such as defective pixels, failure to detect, and increased costs, so as to improve pixel detection rate, Improve product quality and improve the effect of product quality control

Active Publication Date: 2019-05-14
BOE TECH GRP CO LTD +1
View PDF7 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] However, in the array test (Array Test) of the double-grid line array substrate, the existing double-grid line array substrate often leads to the problem of low pixel detection rate, resulting in low product quality control, which in turn leads to an increase in related costs
For example, pixel defects caused by indium tin oxide (ITO) residues are a phenomenon encountered in the production process of double grid line array substrates
However, in the array test of the prior art dual grid line array substrate, in some cases, it may not be possible to detect the defective pixel caused by the residual conductive material.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A double grid line array substrate, test method, display panel and display device
  • A double grid line array substrate, test method, display panel and display device
  • A double grid line array substrate, test method, display panel and display device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0033] Embodiments of the present disclosure are described below with reference to the accompanying drawings. In the following description, numerous specific details are set forth in order to enable those skilled in the art to more fully understand and practice the present disclosure. It will be apparent, however, to one skilled in the art that the present disclosure may be practiced without some of these specific details. Furthermore, it should be understood that the disclosure is not limited to the particular embodiments described. Rather, it is conceivable to implement the present disclosure in any combination of the features and elements described below, regardless of whether they relate to different embodiments. Accordingly, the following aspects, features, embodiments and advantages are by way of illustration only and should not be considered elements or limitations of the claims unless explicitly stated in the claims.

[0034] As used herein, a gate line including "ge...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A double-gate line array substrate is disclosed, wherein, in any pair of double-gate lines and two sets of adjacent double-gate lines and two adjacent data lines within two pixel pairs within the defined area, each pixel pair The pixel units are respectively connected to the same data line in the two adjacent data lines, and the adjacent two pixel units in the two pixel pairs in the extending direction of the data lines are respectively connected to different data lines in the two adjacent data lines; In two adjacent pixel pairs in the extension direction of any set of double gate lines, the data lines connected to the two pixel units in one pixel pair are different from the data lines connected to the two pixel units in the other pixel pair but Adjacent; two adjacent pixel units in the extension direction of the data line are respectively connected to the gate lines that are different from their respective adjacent transmission scanning signals, and the two adjacent pixel units in the extension direction of any set of double gate lines are respectively connected to their respective Adjacent gate lines that transmit different scanning signals. The double grid line array substrate can improve the detection rate of pixels.

Description

technical field [0001] Embodiments of the present disclosure relate to the display field, and more specifically, to a double grid line array substrate, a testing method, a display panel and a display device. Background technique [0002] Generally speaking, display devices can be classified into cathode ray tube display CRT, plasma display PDP, liquid crystal display LCD, light emitting diode LED display, active light emitting diode OLED display, etc. according to different manufacturing materials, for example. At present, flat panel displays such as LCD and LED displays have gradually replaced traditional displays such as CRT, are widely used in various industries, and become an indispensable component of most electronic devices. [0003] In displays such as LCD and LED displays, an array substrate is a major component. In the array substrate, pixel units are arranged periodically. Each pixel unit may include a thin film transistor (TFT) and a pixel electrode, and each pi...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L27/12H01L21/66
CPCH01L22/30H01L27/1214H01L27/1248G09G2300/0426G09G2330/10G09G3/006H01L27/1244H01L27/12H10K19/10G01R31/2815H01L27/124H01L27/1259H01L29/78648
Inventor 任兴凤
Owner BOE TECH GRP CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com