FPGA-based FFT device and method
A butterfly computing and caching technology, applied in the field of digital signals, can solve the problems of multiple FPGA resources and low RAM utilization, and achieve the effects of improving computing speed, improving utilization, and saving resources
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0059] Embodiments of the present invention will be described in detail below with reference to the accompanying drawings.
[0060] figure 2 A schematic structural diagram of an FPGA-based FFT device according to an embodiment of the present invention is shown.
[0061] Such as figure 2 Shown, the FFT device based on FPGA of the present embodiment comprises:
[0062] Cache module 1, control module 2 and radix-4 butterfly operator 3;
[0063] The control module 2 is connected to the cache module 1 and the radix-4 butterfly operator 3 respectively, and is used to control the input and output of data, and is used to control the data to be cached in the cache module 1 in the form of a ping-pong cache, and is used to control the data to circulate The addressing mode completes the FFT operation in the radix-4 butterfly operator 3;
[0064] Cache module 1 is used to initially input the first 3 / 4 of the data, output the last 3 / 4 of the calculation results, and store the intermed...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More - R&D
- Intellectual Property
- Life Sciences
- Materials
- Tech Scout
- Unparalleled Data Quality
- Higher Quality Content
- 60% Fewer Hallucinations
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com



