Implementation method for BMC (Baseboard Management Controller) system lower-layer interface based on SoC (System on a Chip) FPGA (Field Programmable Gate Array)

A low-level interface and implementation method technology, applied in the server field, can solve the problems of large investment and long cycle of BMC management chip, etc., and achieve the effect of less manpower investment and short development cycle

Inactive Publication Date: 2017-12-22
ZHENGZHOU YUNHAI INFORMATION TECH CO LTD
View PDF2 Cites 9 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The BMC management chip has a long cycle from development to application, and the investment is relatively large. In the current rapidly developing server industry, it is necessary to deploy early

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Implementation method for BMC (Baseboard Management Controller) system lower-layer interface based on SoC (System on a Chip) FPGA (Field Programmable Gate Array)
  • Implementation method for BMC (Baseboard Management Controller) system lower-layer interface based on SoC (System on a Chip) FPGA (Field Programmable Gate Array)
  • Implementation method for BMC (Baseboard Management Controller) system lower-layer interface based on SoC (System on a Chip) FPGA (Field Programmable Gate Array)

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0045] The content of the present invention is described in more detail below:

[0046] figure 1 It is a schematic diagram of the internal structure of Cyclone V series chips. This series of chips is divided into two parts: FPGA and HPS. The FPGA side is programmable logic with great flexibility. The HPS side contains two ARMs and various The integrated interface provides configuration parameters of various interfaces, which is highly integrated and easy to operate. The two communicate through the AXI bridge, which ensures the normal communication of the two parts.

[0047] The bottom interface of the BMC management system implemented in the present invention can realize the following functions with software: provide rich management interfaces to meet the needs of system integration in various ways; meet the IPMI protocol and provide standard management interfaces; fault monitoring and diagnosis, early detection And solve problems; with virtual KVM and virtual media function...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides an implementation method for a BMC (Baseboard Management Controller) system lower-layer interface based on a SoC (System on a Chip) FPGA (Field Programmable Gate Array), and relates to the technical field of servers. The characteristic of high integration level of an Altera Cyclone V chip is used, and the own interface function of the chip is used and is cooperated with an independently researched and developed interface IP (Internet Protocol) module to quickly realize the integration of the lower-layer interface. The method mainly comprises the following steps of implementing on an HPS (Hard processor system) side and an FPGA side.

Description

technical field [0001] The invention relates to the technical field of servers, in particular to a method for realizing the bottom interface of a BMC system based on SoC FPGA. Background technique [0002] In the current server field, the BMC management system has become an indispensable and important part of server monitoring and management. It fully complies with the IPMI protocol, provides a rich management interface for the management software and hardware platform, and can monitor the running status of the server in real time. , find and record operation faults, and provide means of remote login and maintenance, and also provide security management, power management and asset management functions for the operation of the server, ensuring the normal operation of the server. [0003] Altera's Cyclone V SE series chip is a low-cost, low-power SoCFPGA series chip provided by Altera. It has a dual-core ARM processor, provides flexible FPGA logic programming, and provides a w...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F13/10G06F13/38G06F13/40
CPCG06F13/102G06F13/387G06F13/4022G06F2213/0002G06F2213/0016G06F2213/0042G06F2213/3852
Inventor 魏红杨
Owner ZHENGZHOU YUNHAI INFORMATION TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap