Patents
Literature
Patsnap Copilot is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Patsnap Copilot

664results about How to "Improve data processing capabilities" patented technology

Method for achieving control of wirelessly shared and displayed pages between electronic devices

The invention relates to a method for achieving control of wirelessly shared and displayed pages between electronic devices. In the method, a page processing electronic device is connected with a page displaying electronic device through a wireless signal, the page displaying electronic device sends a display content request to the page processing electronic device. The page processing electronic device processes corresponding contents into page data suitable for being displayed by the page displaying electronic device according to the display content request and sends the page data to the page displaying electronic device in a wireless mode to be displayed. By utilizing the method, the page processing electronic device with strong data processing capability and the page displaying electronic device with good displaying effect are combined for use, the pages are generated by utilizing the page processing electronic device and shared to the page displaying electronic device to be displayed, thereby saving the hardware cost of the page displaying electronic device and providing best reading experience for users. In addition, the method for achieving the control of the wirelessly shared and displayed pages between the electronic devices is simple in achieving mode and wide in application range.
Owner:SHANGHAI BIBANG INFORMATION TECH

System and method for extending nonvolatile memory based on consistency buses

The invention discloses a system and method for extending a nonvolatile memory based on consistent buses. The system structurally comprises a plurality of nodes mutually connected through cache consistency high-speed mutually-connected buses, wherein each node is configured with a hybrid memory consisting of a processor, a DRAM memory and a NVM memory, a NVM memory controller is configured between the processor and the NVM memory, a DRAM memory controller is configured between the processor and the DRAM memory, the processor is mutually connected with the NVM memory and the DRAM memory through the cache consistency high-speed mutually-connected buses, and the DRAM memory and the NVM memory are addressed in a unified mode to achieve overall cache consistency of a heterogeneous hybrid memory system. The method is achieved based on the system. Compared with the prior art, existing technical bottlenecks of the DRAM memory are solved by adopting the system and method for extending the nonvolatile memory based on the consistent buses, the NVM memory access performance is improved, data processing capability of the whole system is improved, and the system and method is high in practicability, wide in application range and easy to popularize.
Owner:ZHENGZHOU YUNHAI INFORMATION TECH CO LTD

MIL-STD-1553B bus monitoring and data analysis system

The invention discloses a 1553B bus monitoring and data analysis system. The 1553B bus monitoring and data analysis system comprises a board card interface module, a thread scheduling module and a man-machine interaction interface module. The board card interface module comprises a board card initialization module, a starting/stopping receiving control module, an interrupt processing module, a data acquisition module and a failure recording module. The thread scheduling module is provided with a data monitoring storage thread, a data analysis thread, a data display thread and a message loop main thread. The man-machine interaction interface module is provided with a user authentication and management module, a monitoring mode setting module, a monitoring starting and stopping setting module, a data conversion setting module, a conversion starting and stopping setting module, a data memory module and a data list display module. According to the 1553B bus monitoring and data analysis system, a thread dynamic scheduling algorithm is adopted, comprehensive monitoring of bus data and real-time storage, display and analysis conversion of MT monitoring data can be achieved, and display of bus monitoring information stored in a specific format and conversion processing of stored data can also be achieved.
Owner:BEIHANG UNIV

Implementation method and system for obtaining privilege information in live streaming

The invention discloses an implementation method and system for obtaining privilege information in live streaming and belongs to the Internet video live streaming technical field. The implementation method includes the following steps that: a gift list is loaded in the gift panel of a current live streaming page; a user prompt indicating that a user can obtain privilege information through giving specified gifts is sent to the user; and the specified gifts are marked in the gift list of the gift panel, and the number of the specified gifts required by obtaining the privilege information is displayed at the top of the gift panel; and the user uses virtual conversion currencies to purchase the specified gifts or other gifts so as to give the gifts to an anchor, when the total value of the given specified gifts or other gifts reaches the total value of the gifts required by obtaining the privilege information, the privilege information is sent to the user. With the implementation method and system of the invention adopted, a concrete realization scheme is provided for narrowing the distance between the anchor and the user, and interaction demands of the paying user can be satisfied, and the willingness of the user to pay is improved.
Owner:WUHAN DOUYU NETWORK TECH CO LTD

Data processing apparatus and method for processing a received workload in order to generate result data

A data processing apparatus and method are provided for processing a received workload in order to generate result data. A thread group generator generates from the received workload a plurality of thread groups to be executed to process the received workload. Each thread group consists of a plurality of threads, and at least one thread group has an inter-thread dependency existing between the plurality of threads. Each thread may be either an active thread whose output is required to form the result data, or a dummy thread required to resolve the inter-thread dependency for one of the active threads but whose output is not required to form the result data. The thread group generator identifies for each thread group any dummy thread within that thread group. A thread execution unit then executes each thread within a thread group received from the thread group generator by executing a predetermined program comprising a plurality of program instructions. Execution flow modification circuitry is responsive to the received thread group having at least one dummy thread, to cause the thread execution unit to selectively omit at least part of the execution of at least one of the plurality of instructions when executing each dummy thread, in dependence on control information associated with the predetermined program. In one particular embodiment the received workload is a graphics rendering workload and the thread execution unit performs graphics rendering operations in order to generate as the result data pixel values and associated control values. Such an approach can yield significant improvements in performance, as well as reducing power consumption.
Owner:ARM LTD

32-Bit triple-emission digital signal processor supporting SIMD

The invention discloses a 32-bit triple-emission digital signal processor supporting SIMD (Single Instruction Multiple Data), comprising three flow lines in parallel emission: a data access flow line, an integer arithmetic flow line and a vector arithmetic flow line, wherein each flow line is provided with an independent decoding and execution unit and supports SIMD operation. The 32-bit triple-emission digital signal processor supporting SIMD is mainly composed of a program memory interface unit, a data memory interface unit, an instruction fetch unit, a flow line control unit, a system bus, a data access flow line unit, an integer arithmetic flow line unit, a vector arithmetic flow line unit, a data register, an address register, a vector register, a coprocessor interface unit and a floating point arithmetic unit, all of which are connected together through a circuit. The 32-bit triple-emission digital signal processor supporting SIMD supports parallel execution of three flow lines so that the parallel processing capability of a DSP (Digital Signal Processor) is improved; besides, the 32-bit triple-emission digital signal processor supports parallel execution four groups of 16-bit multiplying and adding operations in a single cycle, and supports simultaneous execution of the operation of five groups of data and the access operation of one group of data; therefore, the data processing capability of the DSP is enhanced.
Owner:58TH RES INST OF CETC

Digital television set-top box, device and method for managing window layout

InactiveCN101465995AShow generalization and simplificationMeet the needs of displaying global informationTelevision system detailsColor television detailsComputer scienceDigital television
The invention discloses a management method of window layout. The method comprises: a main window is generated; according to a command, a child window or a floating window are generated and managed in the main window: when the command is for generating the floating window, the floating window which cuts the main window is controlled and generated; according to the sequence M of generating the floating window, the Z sequence is defined as M, and an initialized area minus a cutting area of other floating windows leaves a display area of the floating window with the Z sequence less than M. when the command is for generating the child window, the child window which cuts the main window is controlled and generated; according to the sequence N of generating the child window, the Z sequence is defined as N, and the initialized area minus the cutting areas of other floating windows and all floating windows leaves the display area of the child window with the Z sequence less than N. The invention further discloses a management equipment of the window layout and a digital television set-top box. The requirement for displaying the whole information of the digital television set-top box is satisfied.
Owner:SHENZHEN SKYWORTH DIGITAL TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products