Patents
Literature
Patsnap Eureka AI that helps you search prior art, draft patents, and assess FTO risks, powered by patent and scientific literature data.

70 results about "Distributed memory" patented technology

In computer science, distributed memory refers to a multiprocessor computer system in which each processor has its own private memory. Computational tasks can only operate on local data, and if remote data is required, the computational task must communicate with one or more remote processors. In contrast, a shared memory multiprocessor offers a single memory space used by all processors. Processors do not have to be aware where data resides, except that there may be performance penalties, and that race conditions are to be avoided.

Remote sensing image data processing method and system based on Spark architecture

The invention relates to a remote sensing image data processing method and system based on a Spark architecture, and belongs to the technical field of remote sensing image data processing. The method comprises the following steps: converting a collected original file into a COG format, constructing a hybrid index through a spatial dimension reduction technology, extracting metadata and establishing a metadatabase; based on the hybrid index, quickly positioning a target tile through spatial query, reading a data block, and constructing a TileLayerRDD of a spatial partition in a Spark cluster; and dynamically assembling and calculating the directed acyclic graph according to the algorithm warehouse template, and submitting the directed acyclic graph to a Spark cluster for distributed memory calculation. According to the method, rapid retrieval is achieved through the COG format and the mixed index, pre-slicing is replaced with Spark distributed computing, the storage pressure is greatly reduced, and on-demand real-time analysis and high-concurrency online service of mass remote sensing data are finally achieved through micro-service and elastic resource scheduling.
Owner:GUANGZHOU URBAN PLANNING & DESIGN SURVEY RES INST

Intelligent Secure Method to Orchestrate Coupling of Distributed Memory Storage Leveraging PCCO and DIP

Intelligent secure methods, processes, systems, and apparatus are disclosed for controlling and monitoring volatile memories in third-party vendor systems, such as an ATM or PoS, providing a solution to track and integrate memory components into the monitoring system of a customer's financial institution using scanning procedures, homomorphic encryption, and blockchain transactions to establish trust and ensure confidentiality by orchestrating the coupling of distributed memory storage located on the third-party vendor systems and / or hardware by leveraging PCCO (Parity Check Control Object) and DIP (Dependency Inversion Protocol).
Owner:BANK OF AMERICA CORP

Systems and methods for using distributed memory configuration bits in artificial neural networks

Systems and techniques include identifying a network layer for performing a memory operation, identifying a subset of a plurality of configuration bit clusters of a non-volatile distributed memory that are mapped to the identified network layer using a cluster mapping, in response to identifying the subset of the plurality of configuration bit clusters, activating the subset of the plurality of configuration bit clusters, loading network component data from the subset of the plurality of configuration bit clusters into a local buffer, and applying the network component data to the network layer for performing the memory operation.
Owner:EVERSPIN TECHNOLOGIES INC

Domestic FPGA-based circular array beam forming method and system

The invention belongs to the technical field of chip algorithms, and particularly relates to a circular array beam forming method and system based on a domestic FPGA. Comprising the following steps: receiving multiple paths of array element signals, and performing frequency mixing and filtering to obtain baseband I / Q data; the base band I / Q data is unpacked to be distributed and stored in a plurality of distributed memories in an FPGA (Field Programmable Gate Array) processing unit; the method comprises the following steps: reading baseband I / Q data of a plurality of channels and corresponding phase shift coefficients in parallel, and carrying out multiplication, accumulation, summation and modulo operation to generate data of a beam point; repeating the calculation step of generating the beam point data by updating the phase shift coefficient so as to generate beam domain data; reordering the calculated sequence of the beam domain data, and adjusting the output sequence of the beam domain data; the method has the advantages of being high in processing speed, high in anti-noise capacity and the like on the basis of meeting domestic substitution.
Owner:HAIYING ENTERPRISE GROUP

Electric vehicle charging and discharging operation regulation platform

An electric vehicle charging and discharging operation regulation platform, comprising: a data collection cluster, which is configured to receive and parse collected data sent by an external system, wherein the external system comprises multiple terminals, an Internet-of-Vehicles platform and a power grid dispatching platform; a data processing cluster, which is configured to perform processing analysis and periodic sampling storage on real-time remote signaling / telemetering data; a data storage cluster, which has a distributed memory database constructed therein, and is configured to implement the large-capacity storage of historical data and high-concurrency access to the historical data; and a micro-service cluster, which is configured to implement, on the basis of data stored in the data storage cluster, a service application micro-service and a platform micro-service by means of a micro-service architecture.
Owner:STATE GRID SHANGHAI MUNICIPAL ELECTRIC POWER CO

A high-speed parallel GRAND-CRC decoding method for functional safety communication

A high-speed parallel GRAND-CRC decoding method for functional safety communication is presented. M A round-robin noise error mode allocation scheme for each memory cell, without affecting error correction performance, provides... N The system adds an all-zero error mode to the set E of noise error modes and allocates noise error modes to each memory unit in turn. A high-speed parallel decoder architecture design scheme for GRAND-CRC is proposed, including a distributed memory design strategy and the advantage of unrestricted parallelism. The parallelism can be easily set according to hardware resources, and the decoder throughput increases linearly with the parallelism. The system uses a corrector as the basis for logical judgment, and the corrector signal processing unit triggers the correct decoding output. Its features include different processing methods in three cases, especially when contention occurs, selecting the guessed sequence corresponding to the corrector with the smallest sequence number as the decoding output.
Owner:EDGE INTELLIGENCE RES INST NANJING CO LTD

Implementing sparse distributed memory

A device for implementing sparse distributed memory may include first circuitry having a plurality of cells arranged in first subsets. The first circuitry may be configured to receive a first input vector for a write operation and calculate a similarity between the first subsets of the first circuitry and the first input vector. The device may include second circuitry coupled to the first circuitry and configured to output a first activation signal. The device may include third circuitry coupled to the second circuitry and having cells arranged in second subsets. The third circuitry may be configured to receive the first activation signal and selectively activate one or more first selected subsets of the second subsets in response to the first activation signal by incrementing or decrementing corresponding values of the cells of the one or more first selected subsets based on the first input vector.
Owner:HEWLETT PACKARD ENTERPRISE DEV LP

Bidirectional replication consistency checking and repairing method based on record source identifier

The invention discloses a bidirectional replication consistency checking and repairing method based on a record source identifier, particularly relates to the technical field of data consistency of a distributed memory database, and is used for solving the problem that a bidirectional replication cluster is difficult to accurately identify a record source, missing and conflicts in a non-stop scene, so that the reliability of the bidirectional replication cluster is improved. Therefore, the problems of difficulty in consistency verification, high possibility of false difference and repeated modification are solved. A deletion mark, a lock mark and a source mark are coded in a record control area in a centralized manner, a primary key field and a source pseudo column are used as anchor points, and an idempotent identifier constructed based on a primary key and a version field, a fragment comparison process divided according to a verification window and a primary key range and an automatic repair decision oriented to missing records and records with inconsistent fields are combined; therefore, the real difference can still be accurately recognized under the condition of bidirectional replication continuous operation, replication loopback and false inconsistency are avoided, and the consistency of the business data of the memory database clusters on the two sides is kept on the premise that business writing is not stopped.
Owner:SI-TECH INFORMATION TECH CO LTD

Memory management method and device for data forwarding, equipment and storage medium

The invention relates to the technical field of communication, and discloses a memory management method and device for data forwarding, equipment and a storage medium. The method comprises the following steps: dividing a memory pool into a memory common area and a memory expansion area; wherein the memory common area is of a fixed size, and the memory expansion area is of a dynamic size; when a message is forwarded, distributing memory resources of the memory common area or the memory expansion area to the outside according to a current memory resource usage amount pointer so as to map and store the message; wherein each memory resource distributed to the outside by the memory common area and the memory expansion area has a corresponding mark; and when forwarding of the message is finished, returning the memory resource storing the message to a region corresponding to a memory pool based on the mark corresponding to the memory resource. Through the method and the device, the technical problem that in the prior art, in order to ensure that each resource in the memory pool is sequential and continuous, only a complex algorithm can be added is solved.
Owner:FIBERHOME TELECOMMUNICATION TECHNOLOGIES CO LTD

Distributed memory pool memory batch allocation method and system

The application provides a distributed memory pool memory batch allocation method and system. The method comprises the following steps: receiving a batch allocation request containing a number of slot positions, obtaining a CPU core identifier of a current thread; performing an atomic addition operation on a tail pointer of a corresponding logical shard in a single allocator according to the CPU core identifier, locking a continuous slot position interval, the single allocator being divided into a plurality of logical shards, each logical shard corresponding to a CPU core, each logical shard maintaining an independent tail pointer, the tail pointer being an atomic variable recording the highest bit offset of the allocated logical shard; updating the bit state of the corresponding slot position interval in the bitmap of the single allocator, completing the batch continuous slot position allocation and returning the continuous physical address corresponding to the slot position interval. The method realizes lock-free allocation to reduce the allocation delay under high concurrency, guarantees the global reuse of free slot positions, and maintains a high memory utilization rate.
Owner:CHINA UNICOM INTERNET OF THINGS CO LTD +1

Mram chip and method for testing short circuit location of mram chip array

The present application provides a MRAM chip, including one or more arrays, each array including row-column distributed memory cells and a plurality of word lines, a plurality of bit lines and a plurality of source lines connected with the memory cells, and each array further including a defect detection circuit for controlling the connection mode of the tested bit lines, comparing the leakage current between the tested bit lines with a reference current, or comparing the leakage voltage between the tested bit lines with a reference voltage, so as to detect whether there is a short circuit fault between each bit line in the array.
Owner:ZHEJIANG HIKSTOR TECHOGY CO LTD

Packet buffer manager

Consistent with the present disclosure, a switch is provided that has a memory which temporarily stores packets to be selectively directed toward one or more destination egress ports. A method and apparatus are disclosed for efficiently managing the memory to support high data rate throughput by parallel processing and distributing memory management tasks across multiple packet buffer manager circuits. In one example, the apparatus includes a memory system divided into portions, with each portion managed by individual packet buffer managers operating in parallel. The packet buffer managers maintain a first plurality of memory addresses as a dedicated free list for storing incoming packets. As the free list of a particular packet buffer manager drops below a certain threshold, a weighted randomizer circuit adjusts the allocation of memory addresses among other packet buffer managers based calculated weights, which are inversely related to the number of memory addresses available to receive packets.
Owner:ERIDU CORP

High-speed parallel GRAND-CRC decoding method for functional safety communication

The invention relates to a high-speed parallel GRAND-CRC decoding method for functional safety communication, which provides an alternate noise error mode allocation scheme of M storage units, adds an all-zero error mode to a set E of N noise error modes and allocates a noise error mode to each storage unit in turn under the condition of not influencing the error correction performance, a GRAND-CRC high-speed parallel decoder architecture design scheme is provided, the scheme comprises a distributed memory design strategy and the advantage that the parallelism value is not limited, the parallelism can be very conveniently set according to hardware resources, and the throughput rate of the decoder is linearly increased along with the parallelism; corrects are used as a logic judgment basis, correct decoding output is triggered by a syndrome signal processing unit, and the method is characterized in that different processing methods are adopted under three conditions, and particularly, a guess sequence corresponding to the syndrome with the minimum serial number is selected as decoding output when competition occurs.
Owner:EDGE INTELLIGENCE RES INST NANJING CO LTD

Cognition-compatible network substrate and memory-native protocol stack

A computer-implemented system and method for distributed memory-native networking using agents. Each agent comprises a unique identifier, payload, memory field containing lineage and policy references, transport metadata, and a cryptographic signature. A modular protocol stack processes these agents through routing, indexing, and consensus layers, with behavior determined by embedded memory. Routing decisions are trust-scoped based on memory-derived access logs and health feedback. Mutation proposals are validated using dynamic, memory-referenced quorum formation. The system enables stateful, policy-bound propagation, structural reorganization, and adaptive execution without centralized coordination or persistent session state. It operates over conventional transport protocols and supports interoperability with cognition-layer payloads, including semantic execution. The architecture allows dynamic trust modeling, autonomous network adaptation, and memory-driven mutation governance across heterogeneous, decentralized, and highlatency environments.
Owner:CLARK NICHOLAS

Data redistribution method and device for distributed memory database, equipment and medium

The invention discloses a data redistribution method, device and equipment for a distributed memory database and a medium, and belongs to the field of data migration. The method comprises the steps that expansion nodes are added to the distributed memory database, and data balance processing is conducted on the distributed memory database; screening target migration data from the to-be-migrated data according to the transmission time consumption calculated in real time; and performing dynamic migration processing according to the target migration data. According to the method, the data volume of each migration is determined through the predetermined acceptable service pause duration, the data can be divided into smaller data which can be flexibly split for transmission, and the granularity of the data is refined; dynamic adjustment is carried out according to the real-time migration state, resource competition with foreground transactions is reduced, resource waste is avoided, and the resource utilization rate is increased.
Owner:GUANGZHOU SHUANGZHAO ELECTRONIC TECH CO LTD

Data migration method and device, storage medium, electronic equipment and program product

The invention discloses a data migration method and device, a storage medium, electronic equipment and a program product, and relates to the technical field of cloud computing. The method comprises the steps that data in a source data system is scanned according to a scanning strategy, the scanning strategy comprises the scanning duration, the scanning frequency, the scanning range and the scanning partition of the scanning operation, and the source data system is a distributed memory key value storage system. And converting data obtained after the scanning operation into target data meeting the storage format of the target database. And migrating the target data to the target database by adopting an asynchronous mode according to the concurrent write-in operation state of the target database. According to the data migration method and device, the technical problem that in the prior art, if the stock data lacks the database interface input parameter data, the stock data cannot be migrated to the database, migration can be completed only after the database interface input parameter data is determined again, and the data migration efficiency is low is solved.
Owner:INDUSTRIAL AND COMMERCIAL BANK OF CHINA

A multi-cavity distributed storage platform

This utility model belongs to the field of storage, specifically relating to a multi-cavity distributed storage platform, including a storage platform and a storage mechanism including a plurality of distributed storage boxes installed in the inner cavity of the storage platform; the front end of each distributed storage box is used to insert a memory, and the notch at the rear corresponds to the memory interface at the end of the memory; the memory is distributed and installed in each distributed storage cavity of the storage platform, and each memory is relatively independent with its own storage space and data processing capability, forming a distributed system. When writing and retrieving stored content, it is achieved through a first displacement mechanism, a second displacement mechanism, and a disk reading mechanism. After the disk reading structure moves to the corresponding memory position according to the working requirements, the disk reading interface of the disk reading end is connected to the memory interface to perform writing or retrieval of distributed memory. During access and retrieval, each memory is relatively independent, and the content stored in different memories does not interfere with each other.
Owner:V & G INFORMATION SYSTEM CO LTD

A CXL-based distributed memory crossbar architecture

The application relates to a CXL-based distributed memory orthogonal architecture, and belongs to the technical field of cloud services, which comprises a host node module and a memory switching network module, wherein the host node module and the memory switching network module are arranged on a first plate-shaped device and a second plate-shaped device respectively, the first plate-shaped device and the second plate-shaped device are connected through a connecting piece, and the first plate-shaped device and the second plate-shaped device are orthogonally connected; wherein, under the condition of orthogonal connection, the first plate-shaped device and the second plate-shaped device are perpendicular to each other. The scheme can adopt an orthogonal architecture solution, reduces complex long-distance signal wiring and vias, simplifies signal connection and intermediate zero backboard wiring, omits an external CXL switch in the middle, greatly shortens the physical link length of a host to a memory pool type device, improves signal integrity, and maximizes the heat dissipation effect and air circulation of a case, and improves the signal integrity performance.
Owner:CHINA TELECOM CLOUD TECH CO LTD

Remote sensing big data system based on micro-service architecture

The invention relates to a remote sensing big data system based on a micro-service architecture, and belongs to the technical field of remote sensing image data processing. The system comprises a Hadoop storage cluster layer, a Spark computing cluster layer, a GeoTrellis service layer and a remote sensing big data real-time computing service platform application layer. The Hadoop storage cluster layer converts a GeoTiff file into a COG format file, image metadata, thumbnails and specified space subset data can be obtained by using a GDAL virtual format mechanism, and the image metadata, the thumbnails and the specified space subset data are sequentially connected in series by using a space filling curve to form remote sensing images with different levels of resolutions; the method comprises the following steps of: constructing a distributed memory computing core based on Spark and Geotrellis, constructing a Spark computing cluster layer and a Geotrellis service layer, and realizing resource elastic scheduling in combination with Kubernetes, wherein the distributed memory computing core is constructed on the basis of the Spark and the Geotrellis; a remote sensing big data real-time calculation service platform application layer; the method is used for a front end to construct a user interface by adopting a JavaScript library VUE. According to the method, on-demand real-time analysis and high-concurrency online service of mass remote sensing data are realized.
Owner:GUANGZHOU URBAN PLANNING & DESIGN SURVEY RES INST

Concurrent debugging method and system based on sandbox-llm session bidirectional binding

The application provides a concurrent debugging method and system based on sandbox-LLM session bidirectional binding, the method comprising: allocating a globally unique session identifier for each large language model (LLM) session; writing the globally unique session identifier and the sandbox instance identifier into a distributed memory database to form a bidirectional binding table, and marking the initial state as a binding state; realizing the transmission of the globally unique session identifier through an environment variable and an HTTP / gRPC header field; when the sandbox is hot migrated, the old instance atomically updates the binding table entry state to a migration state through a distributed mutex, and the new instance writes the binding state after completing the preheating within a preset time; a log agent aggregates indexes according to the sandbox instance identifier, collects the average generation delay, the cumulative data collection number and the GPU memory occupation according to a preset frequency; and periodically polling the binding table, and executing cleaning on the entries that exceed the preset threshold of the distributed mutex and have a recycling state.
Owner:AACAT TECHNOLOGY LTD

Method to subdivide, distribute and store data associated with a subject in a plurality of distributed memories of a telecommunications network and related electronic system for the subdivision, distribution and storage of the data

A method and a system for subdividing, distributing and storing data associated with a subject in a plurality of distributed memories of a telecommunications network. The system includes a telecommunications network that includes a plurality of network nodes with decentralized architecture. At least one server component connected to the telecommunications network includes a plurality of fragment storage nodes connected to the telecommunications network. Each fragment storage node includes at least one respective non-volatile memory configured to store at least part of a plurality of portions of the data.
Owner:FRAGMENTALIS SRL

Conference summary generation method and system based on kafka and AI

The invention provides a conference summary generation method and system based on kafka and AI, and belongs to the field of data processing.The conference summary generation method based on kafka and AI comprises the steps that a pre-received conference file is fragmented, and fragmented file data is stored in a kafka distributed storage; receiving a conference summary generation request, and retrieving target fragment file data in the kafka distributed memory; recombining the target fragment file data to obtain a target conference file; and sending the target conference file to a preset AI model to generate a target conference summary. According to the method and the device, the problem of poor conference summary generation reliability caused by the condition of memory overflow during single-point processing of a large-memory conference file in the prior art is solved. According to the invention, fragmented storage and analysis of conference files are realized to optimize file processing resources, and the reliability of conference summary generation is improved.
Owner:GUANGZHOU BAOLUN ELECTRONICS CO LTD

Method and system for supporting multi-DB application in distributed memory database cluster mode

The invention discloses a method and system for supporting multiple DB applications in a distributed memory database cluster mode, and the method comprises the steps: adding a DB configuration item in an access control list of a distributed memory database, the DB configuration item being used for configuring the number of a DB accessible by a role in the access control list; adding a function of reading the DB configuration item at a server side of the distributed memory database, and reading the DB configuration item as a list of serial numbers of DBs which can be accessed by roles in an access control list; when the client login application of the distributed memory database passes verification, checking the DB configuration item corresponding to the role in the access control list corresponding to the client, and controlling the DB configuration item by the authority of the DB configuration item in the access control list when the client accesses the server side; in the cluster mode, when the server side of the distributed memory database carries out data migration, migration is carried out in sequence according to the DB sequence of the DB configuration items in the access control list corresponding to the client side till the data list ends.
Owner:BEIJING YOUHE RONGYI TECH CO LTD

Multi-port sram system for distributed memory pool

Several examples of multi-port SRAM systems and related methods for distributed memory pools are disclosed. In one example, a system includes: a memory bus switch coupled to multiple memory buses; a memory pool switch coupled to one or more memory arrays; and one or more SRAM blocks coupled to the memory bus switch and the memory pool switch to convert a first transaction received on one of the multiple memory buses into a second transaction executed on the one or more memory arrays.
Owner:TEXAS MILKWAY INC

Storage space allocation method and device, vehicle and computer readable storage medium

The invention provides a storage space allocation method and device, a vehicle and a computer readable storage medium, and relates to the technical field of data storage, the method comprises the following steps: in response to a memory application request initiated by a target service thread to a vehicle end memory pool, obtaining an application memory size corresponding to the memory application request; comparing the applied memory size with a preset memory threshold value; a target strategy is determined from a first strategy and a second strategy according to the comparison result, the vehicle end memory pool comprises a first distribution area and a second distribution area, the first strategy refers to selecting a to-be-distributed memory block from a plurality of memory blocks in the first distribution area in a pointer offset mode, and a storage space is distributed for the service thread based on the to-be-distributed memory block; the second strategy refers to creating a memory block in a second allocation area and allocating a storage space for the service thread based on the created memory block; and distributing the target storage space for the target service thread based on the target distribution strategy. According to the method and the device, the problem of high HTTP request response delay in a high-concurrency scene can be solved.
Owner:GREAT WALL MOTOR CO LTD

Three-dimensional memory architecture with hybrid bonding

The invention provides a three-dimensional (3D) memory architecture using hybrid bonding and a method of manufacturing the same. Methods and apparatus employ an ultra high density (defined herein as sub-1 micron pitch) hybrid bonding interface (HBI) to stack dies / chiplets at a bank level. Various configurations are described for distributing memory banks and peripheral logic between a bottom die and a top die, which are applied to further die stacking. The apparatus provided may also implement dedicated vias for power delivery from the main bottom die to the top die.
Owner:INTEL CORP

Optical-based distributed unified memory system

Techniques related to computing systems using silicon photonics are disclosed. In some embodiments, a computing system includes a plurality of computing die packages including a processor configured to execute program instructions that operate on data stored in a distributed memory accessible via a unified memory architecture. The computing system also includes a plurality of memory die packages configured to implement a unified memory architecture, such that a given one of the memory die packages includes one or more optical interfaces configured to receive memory requests from the processor and one or more memory controllers configured to access a portion of the distributed memory in response to the received memory requests.
Owner:APPLE INC

Database System Having Distributed Memory and Processing of Data Objects

A set of computing devices of a database system is operable to receive a dataset that includes a plurality of data cells organized by rows and columns. The set is further operable to process the dataset to produce LTS data units. The set is further operable to store, in accordance with a storage model, the LTS data units in the distributed memory, where a first cell correlates to a first LTS data unit, and where the first LTS data unit is stored at one or more data block size addressable memory spaces of the data block size addressable memory spaces. The set is further operable to generate a file that records storing of the LTS data units within the distributed storage and that records correlation of the data cells to the LTS data units. The set is further operable to store the file for subsequent retrieval of data of the dataset.
Owner:OCIENT HOLDINGS LLC

A multi-module integrated real-time database system

PendingCN122309604AData modelingTerm memory
This invention relates to a data modeling technology, specifically a multi-module integrated real-time database system. It includes multiple parallel magnetic core memories, each comprising a synchronization host that establishes unidirectional communication with multiple application systems via a filtering channel controller. The magnetic core memories also include a memory database that interacts with the synchronization host. The synchronization host is also connected to multiple data interfaces for real-time data acquisition and supports multiple real-time data acquisition sources. By constructing a distributed memory database using the synchronization host, memory database, and filtering channel controller, a large amount of real-time data is first received and stored in memory. The memory data is then instantiated in a process-by-process manner, forming a system architecture with excellent scalability. The overall system performance can be adjusted by adding a corresponding number of magnetic core memories according to actual application requirements.
Owner:WUXI HONGYECHENG NETWORK TECH CO LTD