Scribing groove test structure and test method thereof

Abstract

The invention discloses a scribing groove test structure. A same wafer comprises a chip formation area and a scribing groove. The test structure is formed in the scribing groove. A first bonding pad of the test structure is formed in the chip formation area and is formed through diagramming a top-layer front-side metal layer. Through more than one front-side metal layer and a corresponding contact hole, the test structure is connected to the first bonding pad. A width of the scribing groove is less than a size of the first bonding pad in the narrowest position. Through setting the first bonding pad in the chip formation area, the width of the scribing groove is not influenced by the size of the first bonding pad so that the size of the scribing groove is reduced and an integrated level of a chip on the wafer is increased. The invention also discloses a test method of the scribing groove test structure. The integrated level of the chip can be increased and cost is reduced.

Description

technical field [0001] The invention relates to the field of semiconductor integrated circuit manufacturing, in particular to a scribe groove test structure. The invention also relates to a test method for the scribe groove test structure. Background technique [0002] In the integrated circuit manufacturing process, multiple chips are integrated on the same wafer (wafer). The wafer is generally a silicon substrate wafer, and a dicing groove is formed between the chips. After the wafer is manufactured, Chips are separated by dicing the scribe slots. In the chip manufacturing process, it is often necessary to test the chip, and a test structure needs to be specially designed to monitor the production situation. Since the test structure is only useful during the test process and is no longer used after the test is completed, the test structure is usually set in In the dicing groove, so as not to occupy the area of ​​the chip, so as to improve the integration level. [0003]...

AI Technical Summary

Problems solved by technology

[0003] However, with the improvement of chip integration, the output of chips per unit area is getting higher and higher, which promotes the development of scribing grooves between chips in a narrower and narrower direction. The size of the test structure pad is restricted. For example, the minimum size of a pad with a square top view is 40 microns × 40 microns. Since it is necessary to ensure that the scribing groove can place the pad structure, the scribing groove cannot be further narrowed, which means Restricted the improvement of chip integration

Images