I3C bus control interface circuit

An interface circuit and bus control technology, applied in the direction of logic circuit, logic circuit interface device, logic circuit connection/interface layout, etc., to reduce power consumption, ensure speed and performance, and improve equipment performance.

Active Publication Date: 2018-06-08
山东高云半导体科技有限公司
View PDF11 Cites 8 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] The purpose of the present invention is to provide a kind of I3C bus control interface circuit, aiming at solving the problem existing in the prior art that the power consumption of the pull-up resistor cannot be reduced on the basis of ensuring the existing performance of the I3C circuit

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • I3C bus control interface circuit
  • I3C bus control interface circuit
  • I3C bus control interface circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0037] In order to make the object, technical solution and advantages of the present invention clearer, the present invention will be further described in detail below in conjunction with the accompanying drawings and embodiments. It should be understood that the specific embodiments described here are only used to explain the present invention, not to limit the present invention.

[0038] Please refer to the following Figure 1 to Figure 5 The realization of the present invention is described in detail:

[0039] figure 1 A schematic diagram of the circuit structure of the I3C bus control interface circuit provided by an embodiment of the present invention is shown. For the convenience of description, only the parts related to this embodiment are shown, and the details are as follows:

[0040] Such as figure 1 As shown, a kind of I3C bus control interface circuit provided by the embodiment of the present invention includes a master device 10, at least one slave device 20 and ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to the technical field of I3C integrated circuits, and provides an I3C bus control interface circuit, which comprises a master device, a slave device, an I3C bus, an interface module, a pull-up resistor management module and a pull-up resistor module. When the I3C bus carries out address operation, the master device detects a transmission address code of the I3C bus; when themaster device detects that the transmission address code of the I3C bus meets a preset rule, the master device detects a level state of the I3C, controls connection or disconnection of the interfacemodule and the I3C bus through configuration of a switch mode of the interface module according to the level state, and conducts or breaks the connection between the I3C bus and the pull-up resistor module by controlling a switch state of the pull-up resistor management module according to the transmission address code and the level state, so that the purposes of dynamically controlling the connection or disconnection between the I3C bus and the pull-up resistor module and dynamically adjusting the connection state of a pull-up resistor of the I3C bus in order to reduce the power consumption of the pull-up resistor and the power consumption of the I3C bus circuit.

Description

technical field [0001] The invention relates to the technical field of I3C integrated circuits, in particular to an I3C bus control interface circuit. Background technique [0002] The full name of IP core is intellectual property core (Intellectual Property Core), which refers to a chip design module provided by a certain party. Designers can use IP cores as the basis for logic design of application-specific integrated circuits or field programmable logic gate arrays (FPGAs) to shorten the Design cycle, improve design quality and efficiency. [0003] With the rapid development of mobile devices, the disadvantages of sensor devices such as I2C (Inter-Integrated Circuit) and SPI (Serial Peripheral Interface) have gradually emerged. Then the MIPI Alliance proposed the I3C standard specification, which absorbed, combined and improved I2C, Interface solutions such as SPI and UART (Universal Asynchronous Receiver / Transmitter) provide the necessary convenience and system-level ad...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): H03K19/0175H03K19/00
CPCH03K19/0008H03K19/017509
Inventor 杜金凤任程程孙莉莉赵井坤
Owner 山东高云半导体科技有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products