Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

FPGA-based configurable parallel fast convolution kernel structure

A fast convolution and convolution operation technology, applied in neural architecture, physical implementation, biological neural network model, etc., can solve problems such as insufficient real-time requirements for high-speed signals, low speed and efficiency, and achieve convolution operation. Speed ​​improvements, strong encapsulation and stylized, easy to instantiate effects

Inactive Publication Date: 2018-09-04
NANKAI UNIV
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] When facing high-speed signals or having real-time requirements for signal processing, the speed and efficiency of commonly used software convolution algorithms are low, which is not enough to meet the real-time requirements for high-speed signal processing

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • FPGA-based configurable parallel fast convolution kernel structure
  • FPGA-based configurable parallel fast convolution kernel structure
  • FPGA-based configurable parallel fast convolution kernel structure

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0015] In order to illustrate the embodiments of the present invention more clearly, the present invention will be further described below with reference to the accompanying drawings.

[0016] When the user needs to increase the speed of the convolution operation by 256 times, 256 configurable parallel fast convolution cores should be instantiated. The serial number register assignment of each core starts from 0 to 255, and the burst length register is set to 256. Due to the excessive number, only a few key positions of the hardware structure of the configured parallel fast convolution kernel are listed: figure 1 Shown is the fast convolution kernel with serial number 0, such as figure 2 Shown is the fast convolution kernel with serial number 127, such as image 3 Shown is the fast convolution kernel with serial number 254, such as Figure 4 Shown is the fast convolution kernel with serial number 255. When the width of the two sequences to be convolved is 12bit and the depth is...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an FPGA-based configurable parallel fast convolution kernel structure. The fast convolution kernel is mainly composed of five registers including a serial number register, a data width register, an address width register, a latch width register and a burst length register, two columns of caches, a multiplier, an adder and a latch in the aspect of hardware structure. According to the fast convolution kernel, the five registers can be flexibly configured by the Verilog program according to the hardware resources of the selected FPGA to realize fast instantiation, and multiple kernels collaborate to perform parallel convolution operation so as to achieve the objective of hardware acceleration of massive convolution operation.

Description

【Technical Field】 [0001] The invention belongs to the field of high-speed digital signal processing. It makes full use of the rich resources of FPGA hardware and the characteristics of parallel operation to design a fast convolution kernel that can be parameterized configuration and multi-core collaborative parallel computing, and performs fast convolution operations on two discrete digital signals. To improve the speed and efficiency of convolution operations. 【Background technique】 [0002] In practical applications such as image processing, digital filtering, time-domain frequency-domain transformation, and spatial positioning, convolution is a commonly used and very important digital signal processing method. [0003] When facing high-speed signals or requiring real-time signal processing, the speed and efficiency of commonly used software convolution algorithms are low, and they are insufficient to meet the real-time requirements for high-speed signal processing. The use of F...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06N3/06G06N3/04
CPCG06N3/063G06N3/045
Inventor 孙桂玲王鹏霄马方舒郑祥雨
Owner NANKAI UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com