Supercharge Your Innovation With Domain-Expert AI Agents!

Semiconductor component fuse structure and manufacturing method thereof

A technology of fuse structure and manufacturing method, which is applied in semiconductor/solid-state device manufacturing, semiconductor devices, semiconductor/solid-state device components, etc., can solve problems such as uniformity that cannot meet requirements, semiconductor component failure, circuit repair failure, etc., to achieve Meet high uniformity requirements, improve uniformity, and achieve good uniformity

Inactive Publication Date: 2018-09-25
SHANGHAI HUAHONG GRACE SEMICON MFG CORP
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] Under the premise of ensuring the circuit function of the traditional fuse structure, the minimum thickness allowed by the dielectric layer on the metal layer of the semiconductor element is called the design tolerance thickness of the semiconductor element. The thickness of the dielectric layer on the metal layer is less than the tolerance thickness of the semiconductor element design. range can cause failure of circuit repair
However, for the fuse structure formed by traditional methods, the uniformity of the thickness of the dielectric layer on the fuse structure between wafers and within the wafer is determined by the uniformity of the deposition of the dielectric layer connected by the fuse structure and the uniformity of the connected dielectric layer during grinding. Under the influence of various factors, especially when there is a high uniformity requirement for the dielectric layer on the metal layer, the uniformity of the dielectric layer on the metal layer often cannot meet the requirements , it is easy to cause the failure of semiconductor components

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor component fuse structure and manufacturing method thereof
  • Semiconductor component fuse structure and manufacturing method thereof
  • Semiconductor component fuse structure and manufacturing method thereof

Examples

Experimental program
Comparison scheme
Effect test

no. 1 example

[0046] Such as image 3 As shown, the present invention provides a first embodiment of a semiconductor element fuse structure manufacturing method, including the following steps:

[0047] 1) Depositing a first dielectric layer on the silicon substrate;

[0048] 2) Depositing a first metal layer on the first dielectric layer;

[0049] 3) depositing a second dielectric layer on the second metal layer for the first time;

[0050] 4) depositing a third dielectric layer on the first deposited second dielectric layer;

[0051] 5) depositing a second dielectric layer on the third dielectric layer for the second time;

[0052] 6) depositing a second metal layer on the second dielectric layer deposited for the second time;

[0053] 7) depositing a passivation layer on the second metal layer and the second dielectric layer deposited for the second time;

[0054] 8) Apply photoresist on the passivation layer, and form a fuse hole by photolithography, and the fuse hole passes through...

no. 2 example

[0056] The present invention provides a second embodiment of a semiconductor element fuse structure manufacturing method, including the following steps:

[0057] 1) Depositing a first dielectric layer on the silicon substrate;

[0058] 2) Depositing a first metal layer on the first dielectric layer;

[0059] 3) Depositing a second dielectric layer for the first time on the second metal layer, the thickness of the second dielectric layer deposited for the first time is the tolerance thickness of the semiconductor element design;

[0060] 4) depositing a third dielectric layer on the first deposited second dielectric layer;

[0061] 5) depositing a second dielectric layer on the third dielectric layer for the second time;

[0062] 6) depositing a second metal layer on the second dielectric layer deposited for the second time;

[0063] 7) depositing a passivation layer on the second metal layer and the second dielectric layer deposited for the second time;

[0064] 8) Apply pho...

no. 3 example

[0066] The present invention provides a third embodiment of a method for manufacturing a fuse structure of a semiconductor element, which includes the following steps:

[0067] 1) Depositing a first dielectric layer on the silicon substrate;

[0068] 2) Depositing a first metal layer on the first dielectric layer;

[0069] 3) Depositing a second dielectric layer for the first time on the second metal layer, the thickness of the second dielectric layer deposited for the first time is the tolerance thickness of the semiconductor element design;

[0070] 4) Deposit the third dielectric layer on the second dielectric layer deposited for the first time, and deposit the third dielectric layer with a thickness of or

[0071] 5) depositing a second dielectric layer on the third dielectric layer for the second time;

[0072] 6) depositing a second metal layer on the second dielectric layer deposited for the second time;

[0073] 7) depositing a passivation layer on the second ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a semiconductor component fuse structure. In the semiconductor component fuse structure, a first dielectric layer, a first metal layer, a second dielectric layer, a second metal layer and a passivation layer are sequentially arranged on a silicon substrate; a fuse hole passes through the passivation layer to reach the second dielectric layer; the second dielectric layer with a design tolerance thickness of the semiconductor component is arranged below the fuse hole; a gasket structure passes through the passivation layer to connect the second metal layer; and a third dielectric layer is also arranged, the third dielectric layer is arranged in the second dielectric layer, and the second dielectric layer with a design tolerance thickness of the semiconductor componentis arranged below the third dielectric layer. The invention also discloses a semiconductor component fuse structure manufacturing method. The semiconductor component fuse structure can improve the uniformity of the dielectric layer on the metal layer in the fuse structure, better uniformity of the dielectric layer on the metal in the fuse structure can be provided, and uniformity requirements ofthe dielectric layer on the metal in the fuse structure can be met.

Description

technical field [0001] The invention relates to the field of semiconductors, in particular to a semiconductor element fuse structure. The invention also relates to a manufacturing method of the conductor element fuse structure. Background technique [0002] As chip size continues to increase, semiconductor components become more susceptible to silicon crystal defects, or impurities, such that failure of a single transistor can lead to failure of the entire chip. To solve this problem, the art adopts a scheme of designing a redundant circuit with a fuse structure in the semiconductor element. If a part of the circuit is found to be defective after the production process is completed, the fuse structure can be used to disable the part of the circuit, and the redundant circuit can be used to replace the defective circuit structure; [0003] Many chips use a laser fuse structure made of metal wires and use lasers to fuse. For the structure of the laser fuse, it is usually nec...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L23/525H01L21/768
CPCH01L23/5258H01L21/76801H01L21/76838
Inventor 郭振强
Owner SHANGHAI HUAHONG GRACE SEMICON MFG CORP
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More