An I2C-based RISC-V controller debugging method and device

A technology of RISC-V and debugging method, which is applied in the computer field, can solve the problems of direct monitoring and debugging of RISC-V controller chip BMC system, debugging RISC-V controller chip, etc., and achieve the effect of reducing the difficulty of debugging and speeding up the debugging speed

Inactive Publication Date: 2019-04-26
ZHENGZHOU YUNHAI INFORMATION TECH CO LTD
View PDF0 Cites 7 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, many RISC-V controller chips in the X86 server in the prior art cannot be directly monitored and debugged through the BMC system, and can only be debugged at the design stage and require a dedicated debugging interf

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • An I2C-based RISC-V controller debugging method and device
  • An I2C-based RISC-V controller debugging method and device
  • An I2C-based RISC-V controller debugging method and device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0027] In order to make the object, technical solution and advantages of the present invention clearer, the embodiments of the present invention will be further described in detail below in conjunction with specific embodiments and with reference to the accompanying drawings.

[0028] It should be noted that all the expressions using "first" and "second" in the embodiments of the present invention are to distinguish two entities with the same name but different parameters or parameters that are not the same. It can be seen that "first" and "second " is only for the convenience of expression, and should not be understood as a limitation to the embodiments of the present invention, and will not be described one by one in the subsequent embodiments.

[0029] Based on the above purpose, the first aspect of the embodiments of the present invention proposes an embodiment of a monitoring and debugging method for different RISC-V controller chips or different types of RISC-V controller...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses an I2C-based RISC-V controller debugging method and device. The I2C-based RISC-V controller debugging method comprises the steps in the RISC-V controller, the I2C debug moduleis used to obtain the instr value from the instruction fetch module; the instr value is transferred from the I2C debug module of the RISC-V controller to the IMC controller of the BMC through the I2Cbus; in the BMC, The I2C controller is used to notify the ARM processor to read the instr value and send it to the terminal; the terminal parses the instr value into an instruction and displays the instruction for the user to debug. The technical solution of the invention can monitor and debug different RISC-V controller chips or different types of RISC-V controller chips, which reduces debuggingdifficulty and speeds up debugging.

Description

technical field [0001] The present invention relates to the field of computers, and more specifically, to an I2C-based RISC-V controller debugging method and device. Background technique [0002] I2C (internal integrated circuit) is widely used in the server field to control and monitor information such as sensors and fans in the server. The interface is simple, easy to operate, and easy to use. It is an indispensable interface in the BMC management system. RISC-V (the fifth generation of reduced instruction set computer, Reduced Instruction Set Computer V) is an open instruction set architecture based on the principle of reduced instruction set computing. It has the characteristics of complete open source, simple structure, easy transplantation, and modular design. However, many RISC-V controller chips in the X86 server in the prior art cannot be directly monitored and debugged through the BMC system, and can only be debugged at the design stage and require a dedicated debu...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F11/22
CPCG06F11/2273G06F11/2205
Inventor 魏红杨
Owner ZHENGZHOU YUNHAI INFORMATION TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap