Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A method and apparatus for analyzing a semiconductor wafer

A semiconductor and wafer technology, applied in the field of defect analysis, can solve problems such as inability to monitor and analyze high defects, and achieve the effect of long-term effective monitoring and analysis

Active Publication Date: 2019-05-03
SHANGHAI HUALI MICROELECTRONICS CORP
View PDF5 Cites 8 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0008] As mentioned above, in order to solve the problem that the existing technology cannot effectively monitor and analyze various high defects with different quantities and different distributions, the present invention provides a method for analyzing semiconductor wafers, which is used to analyze the semiconductor wafers to be tested. Defect distribution patterns on a circle, the above methods include:

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A method and apparatus for analyzing a semiconductor wafer
  • A method and apparatus for analyzing a semiconductor wafer
  • A method and apparatus for analyzing a semiconductor wafer

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0069] In the following detailed description, numerous specific details are set forth in order to provide a better understanding of the present invention. It will be apparent, however, to one skilled in the art that the practice of the present invention need not be limited to these specific details. In other words, well-known structures and devices are shown in block diagram form and not in detail in order to avoid obscuring the invention.

[0070] Readers are invited to pay attention to all documents and documents submitted simultaneously with this specification and open to public inspection of this specification, and the contents of all such documents and documents are incorporated herein by reference. All the features disclosed in this specification (including any accompanying claims, abstract and drawings), may be replaced by alternative features serving the same, equivalent or similar purpose, unless expressly stated otherwise. Thus, unless expressly stated otherwise, ea...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a method and a device for analyzing a semiconductor wafer. The method and the device are used for analyzing a defect distribution mode on a to-be-detected semiconductor wafer. The method comprises the following steps: acquiring a defect distribution map of the to-be-tested semiconductor wafer, wherein the defect distribution map indicates defect distribution in a plane of the to-be-tested semiconductor wafer; establishing a three-dimensional to-be-tested model according to the defect distribution map, the XY plane of the three-dimensional to-be-tested model correspondingto the plane of the to-be-tested semiconductor wafer, and the Z axis of the three-dimensional to-be-tested model corresponding to the number of defects in each grid unit in the XY plane; and calculating the similarity between the three-dimensional to-be-tested model and at least one three-dimensional reference model to determine the defect distribution mode of the to-be-tested semiconductor wafer, each three-dimensional reference model indicating the defect distribution of one mode. Through the above method, intelligent identification and monitoring early warning can be carried out on specialdistribution defects.

Description

technical field [0001] The invention relates to the field of defect analysis, in particular to the defect analysis and monitoring and early warning of semiconductor wafers. Background technique [0002] Defect monitoring and defect analysis has always been one of the indispensable and important links in the semiconductor process flow. Especially in the production process of large-scale integrated circuit wafers, the defect problem generated during the detection process of each process node is a necessary means to control and improve the yield rate. That is to say, how to accurately screen defective semiconductor wafers from many semiconductor wafers is a prerequisite for ensuring subsequent defect analysis, control and improvement of yield. [0003] At present, the industry mainly relies on defect number threshold alarms for online defect monitoring. With the gradual development of semiconductor manufacturing processes, the absolute number of defects has been better control...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06T7/00G06T17/00
CPCG06T2207/30148G06T7/001G06T2207/20021G06T2207/20056Y02P90/30G06T19/20G06T2219/2016
Inventor 陈肖宋箭叶何广智
Owner SHANGHAI HUALI MICROELECTRONICS CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products