System-level chip security design method based on untrusted IP core

A system-level chip and security design technology, applied in computing, internal/peripheral computer component protection, special data processing applications, etc., can solve the problems of large space occupation rate, increased production cost, high manufacturing cost, etc., and achieve strong model expression ability , reduce production costs, avoid the effect of cost overhead

Active Publication Date: 2019-07-02
FUZHOU UNIV
View PDF6 Cites 6 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

But the disadvantage is that the mixed use of multiple IP cores will increase additional technical overhead, and the design of Trojan horse isolation and detection also increases production costs, and this method fails to consider information leakage Trojan horse detection
[0007] Due to the wide ap

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • System-level chip security design method based on untrusted IP core
  • System-level chip security design method based on untrusted IP core
  • System-level chip security design method based on untrusted IP core

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0037] The present invention will be further described below in conjunction with the accompanying drawings and embodiments.

[0038] It should be pointed out that the following detailed description is exemplary and is intended to provide further explanation to the present application. Unless defined otherwise, all technical and scientific terms used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this application belongs.

[0039] It should be noted that the terminology used here is only for describing specific implementations, and is not intended to limit the exemplary implementations according to the present application. As used herein, unless the context clearly dictates otherwise, the singular is intended to include the plural, and it should also be understood that when the terms "comprising" and / or "comprising" are used in this specification, they mean There are features, steps, operations, means, components and / or combina...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to a system-level chip security design method based on an untrusted IP core. The method comprises the following steps: firstly, completing security design of an RTL by adopting ahigh-order synthesis technology; converting the RTL file of the chip into a gate-level netlist through a series of logic synthesis; analyzing the logic structure of the gate-level netlist, and extracting the characteristics of the standard netlist; dividing the collected standard netlist feature samples of the gate-level circuit into a training data set and a test data set, and training a gradient lifting algorithm by adopting the training data set to obtain a hardware Trojan horse classifier based on gradient lifting; and finally, inputting the test data set into the trained gradient liftingTrojan classifier through a cross validation method to obtain a hardware Trojan prediction result based on the model. According to the invention, an SoC security design architecture with strong adaptability, high reusability, wide expansibility, rapidness and intelligence is designed from the source of an IP supply chain.

Description

technical field [0001] The invention relates to the field of integrated circuit information security, in particular to a system-level chip security design method based on an untrustworthy IP core. Background technique [0002] With the development of wireless communication, sensor technology, embedded system and microelectronic technology, the issue of integrated circuit information security is facing unprecedented challenges. [0003] At present, under the trend of globalization of the semiconductor supply chain, the integrated circuit industry needs to use third-party Intellectual Property (3PIP) IP cores designed / manufactured in different countries or regions to complete the System-on-Chip (System-on-Chip, 3PIP) IP core. : SoC) production. The traditional strategy of treating the underlying hardware as a safe and reliable security protection has failed, and untrusted suppliers can directly or indirectly implant malicious circuits into various stages of IC production. Do...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F17/50G06F21/76
CPCG06F21/76G06F30/39
Inventor 董晨贺国荣郭文忠张凡陈荣忠陈景辉
Owner FUZHOU UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products