System-level chip security design method based on untrusted IP core

A system-level chip and security design technology, applied in computing, internal/peripheral computer component protection, special data processing applications, etc., can solve the problems of large space occupation rate, increased production cost, high manufacturing cost, etc., and achieve strong model expression ability , reduce production costs, avoid the effect of cost overhead
CN109960879AActive Publication Date: 2019-07-02FUZHOU UNIV
6 Cites 6 Cited by

Patent Information

Authority / Receiving Office
CN · China
Current Assignee / Owner
FUZHOU UNIV
Publication Date
2019-07-02

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention relates to a system-level chip security design method based on an untrusted IP core. The method comprises the following steps: firstly, completing security design of an RTL by adopting ahigh-order synthesis technology; converting the RTL file of the chip into a gate-level netlist through a series of logic synthesis; analyzing the logic structure of the gate-level netlist, and extracting the characteristics of the standard netlist; dividing the collected standard netlist feature samples of the gate-level circuit into a training data set and a test data set, and training a gradient lifting algorithm by adopting the training data set to obtain a hardware Trojan horse classifier based on gradient lifting; and finally, inputting the test data set into the trained gradient liftingTrojan classifier through a cross validation method to obtain a hardware Trojan prediction result based on the model. According to the invention, an SoC security design architecture with strong adaptability, high reusability, wide expansibility, rapidness and intelligence is designed from the source of an IP supply chain.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention relates to the field of integrated circuit information security, in particular to a system-level chip security design method based on an untrustworthy IP core. Background technique

[0002] With the development of wireless communication, sensor technology, embedded system and microelectronic technology, the issue of integrated circuit information security is facing unprecedented challenges.

[0003] At present, under the trend of globalization of the semiconductor supply chain, the integrated circuit industry needs to use third-party Intellectual Property (3PIP) IP cores designed / manufactured in different countries or regions to complete the System-on-Chip (System-on-Chip, 3PIP) IP core. : SoC) production. The traditional strategy of treating the underlying hardware as a safe and reliable security protection has failed, and untrusted suppliers can directly or indirectly implant malicious circuits into various stages of IC production. Do...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More