Unlock instant, AI-driven research and patent intelligence for your innovation.

A highly reliable gate drive circuit with adaptive dead time

A gate drive circuit and gate drive technology, applied in the direction of high-efficiency power electronic conversion, electrical components, climate sustainability, etc., can solve the problems of increasing power loss and easy overlap, so as to avoid simultaneous opening and increase Safety and reliability, the effect of avoiding power consumption problems

Active Publication Date: 2021-07-02
UNIV OF ELECTRONICS SCI & TECH OF CHINA
View PDF11 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] Aiming at the problem that the dead time design in the traditional fixed dead time detection technology is too long to increase the power loss, and the problem that the high-end power tube gate drive signal and the low-end power tube gate drive signal are likely to overlap, the present invention A gate drive circuit is proposed, which adopts an adaptive dead-time driving strategy to avoid problems such as power loss caused by too long or too short dead-time, so that the power tube can realize reliable switching action; in addition, the present invention also The non-overlap timing structure is added, so that even when the high-side drive logic control signal H_ctrl and the low-side drive logic control signal L_ctrl overlap, it can still ensure that the high-end power tube and the low-side power tube in the switching power supply will not be turned on at the same time, ensuring Reliability of Adaptive Dead Zone Driver Circuit

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A highly reliable gate drive circuit with adaptive dead time
  • A highly reliable gate drive circuit with adaptive dead time
  • A highly reliable gate drive circuit with adaptive dead time

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0039] The present invention will be further elaborated below in conjunction with the accompanying drawings and specific embodiments.

[0040] The invention proposes a high-reliability gate drive circuit for self-adaptive dead time, and realizes the driving strategy for self-adaptive dead time through simple SW detection and digital logic gates, thereby reducing power loss during power tube switching. Such as figure 1 Shown is the principle topology diagram of the gate drive circuit proposed by the present invention. The switching power supply includes a high-end power transistor MH and a low-end power transistor ML, and the junction of the high-end power transistor MH and the low-end power transistor ML is a node SW. The gate drive circuit proposed by the present invention includes a high-end gate drive module and a low-end gate drive module. The high-end gate drive module generates high The power tube gate drive signal HDRV determines the opening and closing of the high-end...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A high-reliability adaptive dead-time gate drive circuit, the high-end gate drive module generates a high-end logic signal according to the high-end drive logic control signal and the low-end power tube gate drive signal, and introduces a low-end anti-penetration feedback signal, Make the high-end gate drive module turn on the high-end power tube only when the high-side drive logic control signal is high, the gate drive signal of the low-side power tube is low, and the low-side anti-penetration feedback signal is low; The low-side logic signal is generated by the high-side drive logic control signal, the dead zone detection signal, the signal at the connection between the high-end power tube and the low-side power tube, and the low-side anti-penetration feedback signal is introduced at the same time. Only when the low-side drive logic control signal is high and dead zone When the detection signal is low, the signal at the junction of the high-end power tube and the low-end power tube is low, and the high-end anti-penetration feedback signal is low, the low-end power tube is turned on. The invention can self-adapt to the dead zone time, and avoids turning on the high-end power tube and the low-end power tube at the same time.

Description

technical field [0001] The invention belongs to the technical field of analog integrated circuits, and relates to a gate drive circuit with high reliability and adaptive dead time. Background technique [0002] The gate drive circuit of the power switch tube is one of the core circuits of chips such as power conversion and LED drive. The characteristics of the drive circuit directly affect the safety, reliability and performance indicators of the switching power supply. In the switching power supply circuit using synchronous rectification technology, in order to ensure that the upper and lower tubes are not turned on at the same time, so as to avoid damage to the circuit, it is necessary to set a dead time during the switching conversion process to protect the safe operation of the circuit. Although the traditional fixed dead time is relatively simple in design, in order to ensure that the upper and lower power tubes do not break through under all conditions, the dead time n...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H02M1/088H02M1/38
CPCH02M1/088H02M1/38H02M1/0048H02M1/385Y02B70/10
Inventor 周泽坤王佳妮王韵坤金正扬王卓张波
Owner UNIV OF ELECTRONICS SCI & TECH OF CHINA