Multi-wafer stacking trimming method
A wafer and trimming technology, applied in electrical components, semiconductor/solid-state device manufacturing, circuits, etc., can solve problems such as the inability to meet the needs of multi-wafer bonding and trimming, and achieve the effect of ensuring completeness and smoothness
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 2
[0082] In the subsequent step S4 of processing each wafer in the second embodiment, the trimming of the edge region of the i-th wafer after the backside thinning is satisfied, and the trimming width in the lateral direction (perpendicular to the thickness direction) is not Greater than the edge trimming width W of the second wafer after backside thinning D2 , that is, when 2≤i≤N, W Di ≤W D2 . In this way, the trimming in all wafer processing processes in Embodiment 2 is limited to W D2 In the range.
[0083] In the second embodiment, by filling the top filling layer, compared with the first embodiment, the trimming of the wafer is controlled to a smaller range. Exemplarily, the wafer trimming width can be controlled to within 10 mm by using the multi-wafer stack trimming method in Embodiment 1, and the wafer trimming width can be controlled to 5 mm by using the multi-wafer stack trimming method in Embodiment 2 within. Embodiment 2 The wafer trimming is controlled to W D...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More - R&D
- Intellectual Property
- Life Sciences
- Materials
- Tech Scout
- Unparalleled Data Quality
- Higher Quality Content
- 60% Fewer Hallucinations
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com



