Visual brain-computer interface method based on field-programmable gate array local noise optimization

A technology of brain-computer interface and gate array, which is applied in the field of visual brain-computer interface based on field programmable gate array local noise optimization, can solve problems such as visual fatigue, refresh rate limitation, and limited frequency of display paradigm stimulation, and reduce visual fatigue , reduce implementation costs, and improve stability

Pending Publication Date: 2020-08-07
XI AN JIAOTONG UNIV
View PDF5 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In the process of generating steady-state visual evoked potentials, light flickering with a stable frequency is required to induce stimulation. There are two common eliciting methods. The main advantage is that it can generate flicker light at any stimulation frequency, but long-term light flicker is easy to cause visual fatigue, and it is not easy to use the brain-computer interface device for a long time; secondly, the visual stimulation of specific frequency can be controlled by computer. The stimulation unit performs motion flipping. This method can easily change the parameters of the visual stimulation unit, such as: brightness, color, size and number of stimulation units, etc., which can reduce the impact of visual fatigue to a certain extent.
However

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Visual brain-computer interface method based on field-programmable gate array local noise optimization
  • Visual brain-computer interface method based on field-programmable gate array local noise optimization
  • Visual brain-computer interface method based on field-programmable gate array local noise optimization

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0053] The present invention will be further described in detail below in conjunction with the accompanying drawings and embodiments.

[0054] refer to figure 1 , a visual brain-computer interface method based on field programmable gate array local noise optimization, comprising the following steps:

[0055] Step 1, such as figure 2 As shown, according to the international standard lead 10-20 system, the EEG signal measurement electrodes are placed on the PO3, POz, PO4, O1, Oz and O2 positions of the visual occipital area of ​​the user's head through the EEG cap, and the Fpz on the forehead The ground electrode is placed at the position, and the reference electrode is placed at any ear lobe position A1 or A2. The measured EEG signal is amplified by professional acquisition equipment, converted from analog to digital, and then transmitted to the computer terminal;

[0056] Step 2, refer to image 3 with Figure 4 , presenting four visual stimulation units with local noise ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a visual brain-computer interface method based on field-programmable gate array local noise optimization. The method comprises the following steps: placing an acquisition electrode in a head pillow area to acquire a visual electroencephalogram signal; generating a chessboard stimulation unit with local noise, and storing the chessboard stimulation unit in an internal memoryof the field programmable gate array; displaying the chessboard stimulation unit with the local noise through a field programmable gate array control mode; enabling a user to selectively gaze at anychessboard stimulation unit with local noise, collecting electroencephalogram signals of a visual pillow area of the user to carry out canonical correlation analysis, obtaining the visual stimulationunit corresponding to the maximum value in canonical correlation coefficients corresponding to all frequencies, and judging the visual stimulation unit as an identified target. According to the invention, the display stability of the chessboard visual stimulation unit can be improved, and the requirements of the steady-state visual evoked potential brain-computer interface system on hardware are reduced, so the implementation cost of the brain-computer interface system is reduced, and the recognition accuracy and stability of the steady-state visual evoked potential brain-computer interface can be improved.

Description

technical field [0001] The invention relates to the technical field of brain-computer interface technology in biomedical engineering and digital IC design in electronic information engineering, in particular to a visual brain-computer interface method based on field programmable gate array local noise optimization. Background technique [0002] The brain-computer interface establishes a reliable communication channel between the brain and external devices through the collection and analysis of EEG signals. At present, most brain-computer interface systems are based on laboratory conditions, and the equipment is often bulky and expensive. In order to improve the practicability of the system, it is necessary to design a portable and low-cost brain-computer interface device. [0003] As a common type of brain-computer interface, the brain-computer interface based on steady-state visual evoked potential has been widely used because of its advantages of strong stability, strong ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F3/01A61B5/0476A61B5/0478A61B5/0484
CPCA61B5/291A61B5/369A61B5/378G06F3/015G06F2203/011
Inventor 谢俊张彦军薛涛曹国智徐光华于鸿伟李敏何柳诗
Owner XI AN JIAOTONG UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products