Unlock instant, AI-driven research and patent intelligence for your innovation.

Electronic system behavior-level simulation verification method

A simulation verification, electronic system technology, applied in the direction of CAD circuit design, special data processing applications, etc., can solve the problems of data type emphasis on digital system simulation, insufficient non-digital signal support, cumbersome bidirectional port implementation, etc., to reduce design risks, The effect of reducing development costs and complexity

Pending Publication Date: 2020-11-03
CHENGDU JOVIAN TECH EXPL
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] The main problem of this method is that the modeling process is relatively abstract and the comprehensibility is poor; in the case of one-to-many port connection, the depth-first interface function call chain does not match the parallel behavior characteristics of hardware; It is cumbersome; in addition, the built-in data types focus on digital system simulation and lack support for other non-digital signals

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Electronic system behavior-level simulation verification method
  • Electronic system behavior-level simulation verification method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0030] In order to make the object, technical solution and advantages of the present invention clearer, the present invention will be further described in detail below in conjunction with the accompanying drawings and embodiments. It should be understood that the specific embodiments described here are only used to explain the present invention, and are not intended to limit the present invention, that is, the described embodiments are only some of the embodiments of the present invention, but not all of the embodiments. The components of the embodiments of the invention generally described and illustrated in the figures herein may be arranged and designed in a variety of different configurations. Accordingly, the following detailed description of the embodiments of the invention provided in the accompanying drawings is not intended to limit the scope of the claimed invention, but merely represents selected embodiments of the invention. Based on the embodiments of the present ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a behavior-level simulation verification method for an electronic system. The method comprises the steps that hierarchical modeling is conducted on modules and signals in the electronic system; wherein the modeling module comprises a plurality of ports and a behavior description function; the port is an external signal interface of the module and is composed of a signal cache, an input response function and an output binding list; wherein the behavior description function processes a signal input from a port and cached, and then converts a processing result into an output signal; based on the modeled modules and signals, a scheduler for realizing a simulation algorithm is adopted to perform simulation verification. According to the method, hierarchical modeling of the complex electronic system is intuitively carried out, so that the modeling complexity of the electronic system can be reduced, and the working efficiency is improved; a signal cache is introduced into the port model, so that the problem of port signal state maintenance is naturally solved; and an output binding list is introduced into the port model, so that width-first simulation scheduling isrealized, and the simulation process better conforms to parallel behavior characteristics of hardware.

Description

technical field [0001] The invention belongs to the technical field of electronic design automation (EDA), in particular to an electronic system behavior-level simulation verification method, which is mainly used for simulation verification and confirmation of system structure, function and performance requirements in the early stage of modern electronic system design. Background technique [0002] There is an existing solution SystemC TLM (Transaction Level Modeling), which is mainly used for design verification of a system on a chip (SoC). Its model elements mainly include interfaces, ports, modules and channels. System simulation verification at a higher level of abstraction is realized through interface calls. The specific process is that the communication initiation module calls an interface function bound to one of the ports or channels. The interface function is in It is implemented in the port of the target module, uses function parameters to pass information, and tr...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F30/33
CPCG06F30/33Y02D10/00
Inventor 唐小峰
Owner CHENGDU JOVIAN TECH EXPL