Patents
Literature
Patsnap Eureka AI that helps you search prior art, draft patents, and assess FTO risks, powered by patent and scientific literature data.

2 results about "SystemC" patented technology

SystemC is a set of C++ classes and macros which provide an event-driven simulation interface (see also discrete event simulation). These facilities enable a designer to simulate concurrent processes, each described using plain C++ syntax. SystemC processes can communicate in a simulated real-time environment, using signals of all the datatypes offered by C++, some additional ones offered by the SystemC library, as well as user defined. In certain respects, SystemC deliberately mimics the hardware description languages VHDL and Verilog, but is more aptly described as a system-level modeling language.

Method, medium and product for SystemC system performance analysis

PendingCN121919086AHardware monitoringSystemCTimestamp
The invention discloses a method, a medium and a product for SystemC system performance analysis. The method comprises the following steps: defining a group of transaction marking API (Application Program Interface) functions, including a starting function and an ending function; calling a starting function at the starting point of the transaction in the SystemC system, and calling an ending function at the ending point of the transaction; in the simulation execution process of the SystemC system, in response to calling of a starting function and an ending function, transaction information associated with a transaction is captured and recorded, and the transaction information comprises a starting timestamp, an ending timestamp, a grouping identifier and a transaction name of the transaction; grouping the transactions according to the grouping identifiers of the transactions to generate one or more transaction groups; and generating an independent timeline track for each transaction group, and drawing graphic elements representing the duration of the transaction on the timeline track according to the start and end times of each transaction to generate a grouped transaction active timeline graph.
Owner:MOFFETT AI TECHNOLOGY SHENZHEN CO LTD

Design method of deep learning accelerator vector processing unit based on SystemC

PendingCN122088401ACAD circuit designArchitecture with single central processing unitSystemCBurst transmission
The invention belongs to the technical field of deep learning accelerators, and particularly relates to a design method of a deep learning accelerator vector processing unit based on SystemC. Comprising the following steps: constructing a uniform vector processing unit by using a SystemC transaction-level model to replace pooling and normalization modules accelerated by a traditional deep learning algorithm; the interior of the vector processing unit comprises a reconfigurable dynamic configuration so as to realize various data processing modes of a pooling operator, a normalization operator, a pixel summation operator and an up-sampling operator; the enhanced multi-dimensional DMA engine is used for carrying out directional data slicing and moving on the input three-dimensional data cube in different dimensions according to the configuration parameters; according to the method, the problems of hardware islands, low resource utilization rate, inflexible data transfer and the like existing in the original discrete design are solved, and the universality, the energy efficiency ratio and the execution efficiency of the accelerator are remarkably improved.
Owner:CLP KESHENTAI INFORMATION TECH CO LTD