Communication interface method of processor reference model under multiple simulation and verification platforms

A technology of communication interface and reference model, applied in the direction of inter-program communication, multi-program device, etc., to achieve the effect of improving efficiency and quality

Inactive Publication Date: 2012-07-11
北京国睿中数科技股份有限公司
View PDF4 Cites 16 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0017] The present invention overcomes the shortcomings of the traditional verification environment, builds an efficient coverage-driven constrained random verification environment, and verifies whethe

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Communication interface method of processor reference model under multiple simulation and verification platforms
  • Communication interface method of processor reference model under multiple simulation and verification platforms
  • Communication interface method of processor reference model under multiple simulation and verification platforms

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0032] Below in conjunction with accompanying drawing and specific embodiment the present invention is described in further detail:

[0033] figure 1 It is a schematic diagram of the transaction-level communication interface method of the processor reference model applicable to the VCS simulation verification platform.

[0034] For example, when verifying a processor, implement a blockable transaction-level communication interface between the processor reference model and the verification platform according to the following method steps:

[0035](1) Define the transaction-level communication interface (.h file), including the write command interface, read back write data interface, and read command execution status interface, such as defining the following three TLI interface function declarations, namely write, read back write, and The function declaration of the read instruction interface, in figure 1 The middle refers to the TLI interface on the left.

[0036] In order t...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to a communication interface method of a processor reference model under multiple simulation and verification platforms, wherein the communication interface method is used for realizing a blockable communication interface between the processor reference model and the verification platforms. The communication interface method comprises the steps of: under a VCS (Verilog Compiler Simulator) simulation and verification platform, defining a transaction-level communication interface according to an interface requirement of the processor reference model, fulfilling the function of a defined interface function to realize the interaction with the processor reference model, compiling an interface definition file and generating a corresponding SystemC/SystemVerilog adapter by using a VCS tool command, and exporting an interface performance function of a subsequent adapter to SystemVerilog by using a DPI (Direct Programming Interface); and under a Questa/Ncsim simulation platform, constructing a SystemC module, defining a member function, exporting a macro interface function embedded in a simulation tool to verilog, and importing the interface function by using an import sentence in the verilog.

Description

technical field [0001] The invention relates to the technical field of processor verification, in particular to an interface communication method suitable for a processor reference model described by SystemC under a multi-simulation platform and Testbench. Background technique [0002] With the continuous emergence of new integrated circuit verification languages, the use of advanced verification languages ​​and verification methodologies can greatly improve the efficiency of chip verification. System C is a software / hardware co-design language, a new system-level modeling language. SystemC is formed by extending the hardware class and simulation core on the basis of C++. Due to the combination of the advantages of object-oriented programming and hardware modeling mechanism principles, SystemC can carry out system design at different levels of abstraction. The hardware part of the system can be described by the SystemC class, and its basic unit is the module. The module can...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F9/54
Inventor 王胜
Owner 北京国睿中数科技股份有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap