Buried layer alignment mark and manufacturing method thereof

An alignment mark and manufacturing method technology, which is applied in semiconductor/solid-state device manufacturing, semiconductor/solid-state device parts, semiconductor devices, etc., can solve problems such as unfavorable alignment accuracy, unclear alignment marks, etc., and achieve enhanced marks degree of effect

Inactive Publication Date: 2021-06-04
HUA HONG SEMICON WUXI LTD
View PDF1 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] The present application provides a buried layer alignment mark and its manufacturing method, which can solve the problems in the related art that the alignment mark is not clear and is not conducive to the alignment accuracy

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Buried layer alignment mark and manufacturing method thereof
  • Buried layer alignment mark and manufacturing method thereof
  • Buried layer alignment mark and manufacturing method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0031] The technical solutions in this application will be clearly and completely described below in conjunction with the accompanying drawings. Apparently, the described embodiments are part of the embodiments of this application, not all of them. Based on the embodiments in this application, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the scope of protection of this application.

[0032] In the description of this application, it should be noted that the terms "center", "upper", "lower", "left", "right", "vertical", "horizontal", "inner", "outer" etc. The indicated orientation or positional relationship is based on the orientation or positional relationship shown in the drawings, and is only for the convenience of describing the present application and simplifying the description, rather than indicating or implying that the referred device or element must have a specific orientation, use a specific orientati...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

PropertyMeasurementUnit
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
Login to view more

Abstract

The invention relates to the technical field of semiconductor integrated circuit manufacturing, in particular to a buried layer alignment mark and a manufacturing method thereof. The manufacturing method of the buried layer alignment mark comprises the following steps: providing a semiconductor substrate, wherein the semiconductor substrate comprises a first surface and a second surface which are opposite to each other; forming an interlayer spacer layer on the first surface of the semiconductor substrate; defining an alignment mark pattern on the interlayer spacer layer; according to the alignment mark pattern, etching to remove the interlayer spacing layer outside the alignment mark pattern to form an alignment mark structure; exposing the first surface of the semiconductor substrate outside the alignment mark; and forming an epitaxial layer on the semiconductor substrate, so that the epitaxial layer covers the alignment mark structure and the exposed first surface of the semiconductor substrate. The buried layer alignment mark is manufactured by the method. According to the invention, the problem that the alignment mark is not clear and the alignment accuracy is not improved in the prior art can be solved.

Description

technical field [0001] The present application relates to the technical field of semiconductor integrated circuit manufacturing, in particular to a buried layer alignment mark and a manufacturing method thereof. Background technique [0002] Buried layer technology is widely used in semiconductor processes, for example, bipolar semiconductor devices, image sensors and Bi-CMOS devices. Taking a bipolar semiconductor device as an example, the collector of the transistor needs to be drawn upward from the bottom layer of the device, thereby increasing the series resistance of the collector, which is not conducive to circuit performance. In order to provide a current low-resistance channel for its collector and reduce the series resistance of its collector, a buried layer is usually formed in the substrate of the device in advance, and then an epitaxial layer is formed, and the buried layer is formed in the epitaxial layer. Aligned collector. Therefore, in such devices, the bur...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/68H01L23/544
CPCH01L23/544H01L21/681H01L2223/54426
Inventor 范晓
Owner HUA HONG SEMICON WUXI LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products