Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Chip verification method, device and system

A technology of chips and chips under test, applied in transmission systems, digital transmission systems, electrical components, etc., can solve problems such as inability to handle network traffic, low frequency, etc.

Active Publication Date: 2021-08-10
新华三半导体技术有限公司
View PDF10 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, compared with the actual chip, the frequency of the simulation platform is relatively low, and it cannot handle the network traffic that the actual chip can handle. Therefore, it is necessary to convert the traffic sent by the Tester and the observed results.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Chip verification method, device and system
  • Chip verification method, device and system
  • Chip verification method, device and system

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0036] Exemplary embodiments will be described in detail herein, examples of which are illustrated in the accompanying drawings. Where the following description refers to the drawings, the same numerals in different drawings refer to the same or similar elements unless otherwise indicated. The implementations described in the illustrative examples below are not intended to represent all implementations consistent with this application. Rather, they are merely examples of apparatus and methods consistent with some aspects of the present application.

[0037] The terminology used in this application is for the purpose of describing particular embodiments only and is not intended to limit the application. As used in this application, the singular forms "a," "the," and "the" are intended to include the plural forms as well, unless the context clearly dictates otherwise. It will also be understood that the term "and / or" as used herein refers to and includes any and all possible c...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a chip verification method, device and system. The method is applied to analysis equipment, and the analysis equipment is connected with test equipment; the test equipment is connected with a simulation platform running a tested chip through rate conversion equipment, and the tested chip comprises a flow management module. The method comprises the following steps: acquiring a first accumulated flow counted by a test device when a sampling period starts; acquiring a second accumulated flow counted by the test equipment when the sampling period is ended; calculating an actual test period of the tested chip in a simulation environment according to the sampling period and the frequency reduction ratio; calculating the traffic forwarding capability of the traffic management module according to the first accumulated traffic, the second accumulated traffic and the actual test period; if the flow forwarding capability is within a set capability range, confirming that the flow management module of the tested chip meets the design requirement.

Description

technical field [0001] The present application relates to the technical field of integrated circuits, and in particular, to a chip verification method, device and system. Background technique [0002] With the continuous development of communication networks, a network processor (NetworkProcessor, NP) used for processing data packets in a network device is also gradually evolving towards a very large-scale application specific integrated circuit (Application Specific Integrated Circuit, ASIC). Among them, the main modules in the chip for providing quality of service (QoS) services and the traffic management (TM) modules for traffic management on the NP are also increasingly complex. For such a large-scale system on a chip (System Of Chip, SOC), usually in the chip verification stage, the chip is run on a simulation platform to simulate and verify the chip, evaluate the correctness of the chip design scheme and implementation means, and then Construct and analyze network tra...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H04L12/26
CPCH04L43/50H04L43/08
Inventor 付博雅
Owner 新华三半导体技术有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products