Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

time measurement circuit

A time measurement and circuit technology, applied in the direction of electrical unknown time interval measurement, time interval measurement devices, clocks, etc., can solve problems such as the inability to meet product technical requirements, and achieve the effect of accurate time measurement and low power consumption action

Active Publication Date: 2022-07-05
YAMATAKE HONEYWELL CO LTD
View PDF12 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The ultrasonic flowmeter disclosed in Patent Document 1 requires time measurement with sub-nanosecond accuracy in order to achieve micro-flow measurement. Therefore, the specification that there is a difference of ±1.67ns between the flow measurement value and the expected value cannot meet the technical requirements of the product.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • time measurement circuit
  • time measurement circuit
  • time measurement circuit

Examples

Experimental program
Comparison scheme
Effect test

no. 1 Embodiment

[0064] Hereinafter, embodiments of the present invention will be described with reference to the accompanying drawings. figure 1It is a circuit diagram showing the configuration of the time measuring circuit according to the first embodiment of the present invention. The time measurement circuit includes a D flip-flop circuit 10 that uses a 1-bit binary number "1" (1'b1) as a D input, uses an external oscillation start signal ROSC_START as a clock input, and uses an external oscillation stop signal ROSC_STOP For reset input, the oscillation permission signal TDC_EN is output; the ring oscillator 11a (oscillation circuit), which generates the high-speed clock TAP[15] (first clock) during the period when the oscillation permission signal TDC_EN is valid; the buffer circuit 13, which uses the high-speed clock TAP[15] is the input and outputs the high-speed clock RCLK1 (the first clock); the inverter 14 outputs the high-speed clock RCLK2 (the second clock) obtained by inverting t...

no. 2 Embodiment

[0101] Next, a second embodiment of the present invention will be described. In the first embodiment, the signal RCLK1 obtained by passing the high-speed clock TAP[15] output from the ring oscillator 11a through the buffer circuit 13 is obtained by logically inverting the high-speed clock TAP[15] by the inverter 14. Both signals RCLK2 are masked by the oscillation stop signal ROSC_STOP, but instead of the inverted signal output from the ring oscillator 11a, a signal that does not mask the high-speed clock TAP[15] output from the ring oscillator 11a may be prepared and For the masked signal, each signal is counted by different high-speed counters, and then the count result obtained by the high-speed counter that does not generate a false signal is selected.

[0102] Figure 10 In order to show the circuit diagram of the configuration of the time measurement circuit of this embodiment, figure 1 The same components are marked with the same symbols. The time measurement circui...

no. 3 Embodiment

[0121] Next, a third embodiment of the present invention will be described. Figure 17 In order to show the circuit diagram of the configuration of the time measurement circuit of this embodiment, figure 1 , Figure 10 The same components are marked with the same symbols. The time measurement circuit of this embodiment includes a D flip-flop circuit 10, a ring oscillator 11a (oscillation circuit), high-speed counters 12a, 12b (first counter, second counter), a buffer circuit 13, an inverter 14, and an edge detection circuit 17a, D flip-flop circuits 18a, 18b, encoder 19, selector 20, time calculation unit 21a, and operation setting circuit 24 that selects and outputs an oscillation start signal ROSC_START ( The first start signal), the oscillation stop signal ROSC_STOP (the first stop signal), and the start signal DBG_START (the second start signal) and the stop signal DBG_STOP (the second start signal) and the stop signal DBG_STOP (the second start signal) output from the ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

In order to realize low power consumption and accurate time measurement, the time measurement circuit of the present invention includes: a logic circuit (22), which uses a stop signal (ROSC_STOP) to mask the high-speed clock (RCLK1) and invert the high-speed clock (RCLK1) to obtain The high-speed clock (RCLK2) of the Among the count results obtained by the counter that does not generate an unacceptable time width, the clock input side; and a time calculation unit (21), which calculates a start signal (ROSC_START) based on the count result selected by the selector (20) The time interval between the input of the stop signal (ROSC_STOP) and the input of the stop signal (ROSC_STOP).

Description

technical field [0001] The present invention relates to a time measuring circuit capable of measuring time with high precision. Background technique [0002] When performing time measurement with high resolution of psec level, a method called TDC (Time-to-Digital Converter) using gate delay of a logic circuit (refer to Non-Patent Document 1) is widely known. The TDC usually adopts a configuration based on a DLL (Delay Locked Loop) or a PLL (Phase Locked Loop). However, the DLL and the PLL require time to stabilize the oscillation of the clock, and the TDC needs to be operated before the time measurement is started, which makes it difficult to achieve low power consumption. [0003] For example, an ultrasonic flowmeter for a gas meter needs to measure the propagation time difference of ultrasonic waves with low power consumption, high precision, and high resolution. Therefore, the operating period of the high-speed counter (the oscillation period of the high-speed clock) mus...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G04F10/04
CPCG04F10/04
Inventor 栗林英毅
Owner YAMATAKE HONEYWELL CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products