LDO circuit with high power supply rejection
A high power supply suppression and circuit technology, applied in the direction of adjusting electrical variables, control/regulation systems, instruments, etc., can solve the problems of difficult compensation of stability, poor PSR, low loop gain, etc., to reduce output stray, power supply The effect of suppressing high and reducing phase noise
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0029] Hereinafter, the present invention will be further described with reference to the accompanying drawings and specific embodiments. It should be noted that, on the premise of no conflict, the embodiments or technical features described below can be arbitrarily combined to form new embodiments. .
[0030] A high power supply rejection LDO circuit such as figure 1 As shown, including error amplifier EA, secondary amplifier SA, voltage subtractor, buffer Buffer, power tube M P , feedback circuit, load circuit, first compensation circuit, second compensation circuit, the working voltage inside the device and the power supply pin of the error amplifier, the voltage pin of the secondary amplifier, the voltage subtractor, the buffer, the source of the power tube connection, the first reference voltage is connected to the inverting input terminal of the error amplifier, the non-inverting input terminal of the error amplifier is connected to the feedback circuit, the output term...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


