Configuration memory implementation for lut-based reconfigurable logic architectures
A technology for reconfiguration and memory cells, applied in the field of address decoders, which can solve problems such as affecting the quality of terminal equipment
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Example Embodiment
[0032] Therefore, first, some currently known related solutions will be described in more detail. Then, embodiments according to the present invention will be described in more detail. The configuration memory architecture and its implementation are largely determined by the programming method chosen for any RL device. In current RL equipment, three basic programming (configuration) methods can be identified. They are:
[0033] 1. Serial configuration
[0034] 2. Parallel configuration
[0035] 3. Serial-parallel configuration.
[0036] Figure 1 schematically shows a reconfigurable device, which is reconfigured in a serial configuration method. According to this method, the programming of the RL device is performed serially. To achieve this, the configuration storage units c of all tiles b of the device a are connected in a single long scan chain. The data bits in such a scan chain are shifted by successive clock pulses. The advantage of this scheme is that only two pins are requi...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap