Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Configuration memory implementation for lut-based reconfigurable logic architectures

A technology for reconfiguration and memory cells, applied in the field of address decoders, which can solve problems such as affecting the quality of terminal equipment

Inactive Publication Date: 2007-04-18
NXP BV
View PDF1 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Therefore, the implementation of configurable memory in reconfigurable logic devices is an important issue and seriously affects the quality of end-device

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Configuration memory implementation for lut-based reconfigurable logic architectures
  • Configuration memory implementation for lut-based reconfigurable logic architectures
  • Configuration memory implementation for lut-based reconfigurable logic architectures

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0032] Therefore, first some currently known related solutions will be described in more detail. Embodiments according to the present invention will then be described in more detail. The configuration memory architecture and its implementation are largely determined by the programming method chosen for any RL device. In current RL devices, three basic programming (configuration) methods can be identified. They are:

[0033] 1. Serial configuration

[0034] 2. Parallel configuration

[0035] 3. Serial-parallel configuration.

[0036] Figure 1 schematically shows a reconfigurable device, which is reconfigured in a serial configuration method. According to this method, the programming of the RL device is performed serially. To achieve this, configuration memory cells c of all tiles b of device a are connected in a single long scan chain. Data bits in such a scan chain are shifted with successive clock pulses. The advantage of this scheme is that only two pins are needed t...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A reconfigurable processing unit (1) is described which comprises, data flow controlling elements (10), data manipulating elements (20), a configuration memory unit (30) comprising a plurality of memory cells (31a, ....) for storing settings of the data flow controlling elements (10) and an addres decoder (40) for converting an address into selection signals for the memory cells (31a, ..). The reconfigurable processing unit of the invention is characterized in that the address decoder (40) is shared between the configuration memory unit (30) and a further memory unit (20), or between two configuration memory units (30, 30'). This provides for a reduction in memory area of the reconfigurable processing unit (1).

Description

technical field [0001] The invention relates to a reconfigurable processing unit, comprising a data flow control element, a data manipulation element, a configuration memory unit including a plurality of storage units for storing settings of the data flow control element, and a configuration memory unit for converting addresses into Address decoder for cell select signals. Background technique [0002] Reconfigurable logic devices include data flow control elements, such as multiplexers, demultiplexers, gates, etc., and data manipulation elements, such as logic gates, adders, and look-up tables, or elements that can be so configured . The latter allows implementing different functions, which can be easily redefined by loading them with different configuration content. The reconfigurable logic device further includes a configuration memory unit (configuration memory) for storing settings of data flow control elements, such as multiplexers, demultiplexers, switches, etc. In...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H03K19/173H03K19/177G06F15/78
CPCG06F15/7867H03K19/1776
Inventor K·赖坦-诺瓦克
Owner NXP BV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com