Arithmetic device and encryption/decryption device

A technology of encryptor and decryptor, which is applied to encryption devices with shift registers/memory, countermeasures to attack encryption mechanisms, instruments, etc., and can solve problems such as increasing the power consumption of calculator 100

Inactive Publication Date: 2004-08-04
SONY CORP
View PDF0 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0012] However, in the encryption/decryption calculation device described above, the key generator 90 is an asynchronous circuit not including any latch circuit (sampling circuit), in which 16 levels of key data are generated from input key data every time

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Arithmetic device and encryption/decryption device
  • Arithmetic device and encryption/decryption device
  • Arithmetic device and encryption/decryption device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0020] [Example of computing device: Figure 1-3 ]

[0021] figure 1 with 2 An embodiment representing a computing device of the present invention is shown configured as an encryption / decryption computing device, wherein, figure 2 show figure 1 Details of conversion circuitry 70 within calculator 60 are shown.

[0022] The encryption algorithm adopted in the encryption / decryption computing device of this embodiment conforms to the DES encryption algorithm.

[0023] Key data (secret key) and input data (plain text data or encrypted text data) each consist of 64 bits, and are latched in latch circuits 41 and 46 according to clock CLK1, respectively.

[0024] Also, a mode signal representing encryption or decryption is latched in the latch circuit 42 based on the clock CLK1. Furthermore, the clock CLK1 is counted by the 16-stage counter 44 from the start signal time point.

[0025] The key data output from the latch circuit 41, the mode signal output from the latch circ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

Input data (plain text data or encrypted text data) is latched by a clock CLK1 and its output is initial-inverted, after which it is output from a selector (62). The least significant bit of the output data from the selector (62) is enlarge-inverted, after which it is XOR-ed with key data K1 and latched by a clock CLK2. The 48-bit data after the latch is divided by eight into 6 bits, which is replaced by 4-bit data, synthesized, and inverted. In the arithmetic operation of the second stage and after, data reshuffle-synthesized by a reshuffle-synthesizing circuit (66) is latched by the clock CLK1 and output from the selector (62). After the arithmetic operation of the 16-th stage, the data reshuffled by a reshuffle circuit (67) is contra-inverted. Thus, it is possible to realize an encryption/decryption arithmetic device.

Description

technical field [0001] The present invention relates to a data computing device and a data encryptor / decryptor for data computing to encrypt and / or decrypt data. Background technique [0002] Figure 5 The shown device is designed as an encryptor / decryptor conforming to the DES (Data Encryption Standard) encryption algorithm. [0003] Key data (secret key) and input data (plain text data or encrypted text data) each consist of 64 bits, and are latched in latch circuits 81 and 82 respectively according to clock CLK. Also, a mode signal indicating encryption or decryption is latched in the latch circuit 83 according to the clock CLK. [0004] The key data output from the latch circuit 81 is supplied to the key generator 90, and 16 levels of key data K1-K16 each consisting of 48 bits are sequentially output from the key generator 90. [0005] More specifically, the 64-bit key data output from the latch circuit 81 is converted into 56-bit key data in the conversion circuit 91,...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F1/12G09C1/00H04L9/06
CPCH04L9/0625H04L9/003G09C1/00H04L9/06
Inventor 松田宽美细井隆史田中理生今孝安
Owner SONY CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap