Method for manufacturing semiconductor chip

A manufacturing method and semiconductor technology, applied in the direction of semiconductor/solid-state device manufacturing, semiconductor devices, manufacturing tools, etc., can solve problems such as damage to semiconductor wafers, cracking and breakage of semiconductor chips, and deformation.

Inactive Publication Date: 2005-03-09
SEKISUI CHEM CO LTD +1
View PDF1 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] However, when using a dicing device to cut a semiconductor wafer thinned by back grinding, the semiconductor wafer needs to be reattached to the dicing tape after the semiconductor wafer is peeled off from the support plate, so there is a risk of damaging the semiconductor wafer during peeling or pasting.
In particular, it is very difficult to reattach without damage to semiconductor wafers formed very thinly by grinding the thickness of 100 μm or less and 50 μm or less
[0005] In addition, for example, in the invention disclosed in Japanese Patent Application Laid-Open No. 10-284449, grinding and dicing are performed while the surface of the semiconductor wafer is attached to the holding tape, so it is not necessary to re-attach when transferring from grinding to dicing, but After dicing, when the semiconductor chip is peeled off from the dicing tape, there is a risk of damage, deformation, etc., such as cracking and chipping of the semiconductor chip

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for manufacturing semiconductor chip
  • Method for manufacturing semiconductor chip
  • Method for manufacturing semiconductor chip

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0024] As a preferred mode for implementing the present invention, the following describes the figure 1 The shown method is a method in which the back surface of a semiconductor wafer W is ground, and channels S are cut (diced) vertically and horizontally to manufacture individual semiconductor chips C.

[0025] exist figure 1 In the shown semiconductor wafer W, circuits are formed on the surface of the regions divided by the channels S. As shown in FIG. Such as figure 2 As shown, in the state where the semiconductor wafer W is turned over so that the back surface 10 faces upward, the surface of the semiconductor wafer W is pasted on the support plate 13 through the adhesive sheet 12, as shown in FIG. image 3 It is shown as one (support plate integration process). That is, the surface 11 of the semiconductor wafer W is pasted on the adhesive sheet 12 .

[0026] The adhesive sheet 12 has a property of reducing the adhesive force by excitation, and is, for example, an ad...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

A semiconductor wafer (W) where circuits are formed in the area divided by streets is split into semiconductor chips having individual circuits. By interposing an adhesive sheet, whose adhesive force is lowered by stimulation, between the semiconductor wafer (W) and the support plate ( 13 ), the front side of the semiconductor wafer (W) is adhered to the support plate ( 13 ), thereby exposing the rear face ( 10 ) of the semiconductor wafer (W). The rear face ( 10 ) of the semiconductor wafer (W) with the support plate ( 13 ) is ground. After the grinding is finished, the semiconductor wafer (W) held with the rear face ( 10 ) up is diced into semiconductor chips (C). The adhesive sheet is given stimulus to lower the adhesive force and the semiconductor chips (C) are removed from the support plate ( 13 ). The semiconductor wafer and semiconductor chips are always supported by the support plate, avoiding damage and deformation.

Description

technical field [0001] The present invention relates to a method of manufacturing a semiconductor chip for preventing damage, deformation, etc. of the semiconductor wafer and the semiconductor chip during the process of grinding the back surface of the semiconductor wafer and then dicing to form the semiconductor chip. Background technique [0002] Such as Figure 14 As shown, the back surface of a semiconductor wafer W in which circuits are formed in a plurality of regions C divided by vias S is ground to a desired thickness, and then the vias S are cut vertically and horizontally to form semiconductor chips such as ICs and LSIs. [0003] When polishing the back surface, since the surface side is held by the polishing device, a protective tape is usually attached to the surface in order to protect the circuit formed on the surface. In addition, in order to realize the miniaturization and thinning of various electronic devices, when the thickness of the semiconductor wafer W...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): B24B7/22B24B41/06H01L21/00H01L21/301H01L21/304H01L21/68H01L21/78
CPCH01L21/6835H01L21/6836H01L21/67092B24B41/068H01L2221/68327H01L2221/6834H01L21/67132H01L21/78H01L21/304B24B7/228Y10S438/977
Inventor 福冈正辉畠井宗宏林聪史大山康彦檀上滋北村政彦矢嵨兴一
Owner SEKISUI CHEM CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products