Display device and projection type display device
A technology for display devices and display units, applied to static indicators, cathode ray tube indicators, instruments, etc., which can solve the problems of phase relationship deviation, no longer obtaining the best display image, and inability to deviate from phase relationship, etc.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
no. 1 example
[0030] A first embodiment of the present invention will be described in detail below with reference to the drawings. figure 1 is a block diagram of a system configuration of a display according to a first embodiment of the present invention, for example, an LCD using a liquid crystal cell as a display element of a pixel.
[0031] Such as figure 1 As shown, the LCD consists of LCD panels 11R, 11G and 11B corresponding to R (red), G (green) and B (blue), LCD driver 11, D / A converter 13, digital signal driver (DSD) 14, A A / D converter 15, timing generator 16, PLL circuit 17, R, G, B decoders 18R, 18G, and 18B, R, G, B delay counters 19R, 19G, and 19B, and edge detection circuit 20 are composed.
[0032] Here, the digital signal driver 14, the timing generator 16, the R, G, and B decoders 18R, 18G, and 18B, the R, G, and B delay counters 19R, 19G, and 19B, and the edge detection circuit 20 constitute the drive LCD panel 11R, The driving control circuit 21 of 11G and 11B. In t...
no. 2 example
[0108] Next, a second embodiment of the present invention will be described. Figure 10 is a system structure block diagram of the LCD of this embodiment. exist Figure 10 , those are assigned with figure 1 Parts with the same reference numerals as in the LCD in the first embodiment shown are figure 1 The same parts as those in . Therefore, LCD driver 12, DSD 14, and timing generator 16 are connected with figure 1 Parts shown are the same. exist Figure 10 In , the PLL circuit 17 for generating the main clock MCK is omitted, but the accuracy of the delay amount can be improved by generating the main clock MCK of any frequency by the same structure as that of the LCD of the first embodiment.
[0109] The present embodiment is characterized by LCD panels 70R, 70G, 70B. These LCD panels include phase adjustment circuits 71R, 71G, 71B. can be configured by configuring the first embodiment figure 1 Edge detection circuit 20, delay counters 19R, 19G, 19B, and decoders 1...
no. 3 example
[0111] A third embodiment of the present invention will be described below. The block diagram of the LCD in this embodiment is the same as that of the LCD in the second embodiment. The phase adjustment circuits 71R, 71G, 71B are composed of Figure 11 Circuit configuration of the block diagram shown. Each phase adjustment circuit in this embodiment has an inverter (inverter) 711, a phase detector (PD) 712, a low-pass filter (LPF) 713, a voltage-controlled oscillator (VCO) 714, and a phase processing unit 715. The phase detector 712, the low-pass filter 713, and the voltage-controlled oscillator 714 constitute a phase detector.
[0112] In the phase adjustment circuits 71R, 71G, 71B, by detecting the phase of the SOUT signal (R_SOUT, G_SOUT, B_SOUT) from the video display unit by the phase detector 712, and in the phase width control clock pulses DCK1 and DCK2 of the phase processing unit The timing of the switching pulses is adjusted to reflect phase shifts due to temperat...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More - R&D
- Intellectual Property
- Life Sciences
- Materials
- Tech Scout
- Unparalleled Data Quality
- Higher Quality Content
- 60% Fewer Hallucinations
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com
