Method for implementing five-level tolerant flowing structure in integer unit of microprocessor

A pipeline structure and microprocessor technology, applied in the computer field, to achieve the effects of improving execution efficiency, improving error correction efficiency, and good fault tolerance

Inactive Publication Date: 2006-02-08
CHINA AEROSPACE TIMES ELECTRONICS CORP NO 771 RES INST
View PDF0 Cites 9 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Therefore, this method is only suitable for mi

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for implementing five-level tolerant flowing structure in integer unit of microprocessor
  • Method for implementing five-level tolerant flowing structure in integer unit of microprocessor
  • Method for implementing five-level tolerant flowing structure in integer unit of microprocessor

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0032] In the SPARC V8 compatible microprocessor LSFT32, a five-level fault-tolerant pipeline structure is used to realize the processing of instructions. The hardware circuit structure of the control logic is shown in Figure 1. The pipeline structure consists of instruction fetching components, decoding components, execution components, and storage The access part and the register writing part are composed. All the parts of the above pipeline structure are connected in sequence, and are connected to the first-rate waterline control and backplane registers; among them, there is an error detection and correction processing part connected between the output of the decoding part and the storage access part, It is used to complete the error detection and correction of the source operand and establish the corresponding control information. Each instruction is completed by five levels of processing under the control of the pipeline control and the backplane register; when the data in th...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a method for achieving the five stage fault-tolerant stream line structure of microprocessor integral unit. The stream line structure is formed by an instruction folding part, a decoding part, a processing part, a storage visiting part and a back board register and is connected with a stream line controller and the back board register; there is an error correction processing part between the output of the decoding part and the storage visiting part which is used to finish the error detecting and correcting of the source operation number and establish the control information; each induction is controlled by the stream line and the back board register and is finished after five stage; when error correction processing part finds out the unit error, it corrects the error and sends it to the register writing part which can return the data to the back board register; then the stream line repetitive processes the current induction of PC and the next induction of nPC; if the error module finds out multiple bits error, it directly generates a trap, then stream line stops and enters into the trap processing program.

Description

technical field [0001] The invention belongs to the field of computer technology, and relates to the design and manufacture of a SPARC V8 compatible space computer microprocessor LSFT32, in particular to a method for realizing a five-stage fault-tolerant pipeline structure adopted in the integer unit (IU) of the LSFT32 microprocessor. Background technique [0002] Since IBM first proposed the idea of ​​a reduced instruction set in 1975, with the continuous development of microelectronics and computer technology, the reduced instruction set computer (reduced instruction setcomputer, RISC for short) has become the mainstream product in the current computer field. The main feature of RISC is that all operations performed by the microprocessor are register-oriented, and its main advantages are: [0003] (1) The operation instructions from register to register make full use of the high-speed on-chip bandwidth brought by the VLSI process for data transmiss...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F9/38
Inventor 辛明瑞时晨张伟功靳加农
Owner CHINA AEROSPACE TIMES ELECTRONICS CORP NO 771 RES INST
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap