Check patentability & draft patents in minutes with Patsnap Eureka AI!

Circuit arrangement for supplying configuration data in FGPA devices

一种电路布置、配置数据的技术,应用在使用特定组件的逻辑电路、使用基本逻辑电路组件的逻辑电路、逻辑电路等方向,能够解决增大电路开支等问题

Inactive Publication Date: 2006-12-20
INFINEON TECH AG
View PDF1 Cites 17 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

For writing configuration data CD to non-volatile memory MCA via shift register ISR figure 2 The solution shown is also disadvantageous in the additional wiring expenditure caused by the coupling of the individual shift register cells Z1, Z2, ZN loading the shift register ISR to the bit lines BL1, BL2, BLN and by the shift register ISR itself. The increased circuit overhead of

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Circuit arrangement for supplying configuration data in FGPA devices
  • Circuit arrangement for supplying configuration data in FGPA devices
  • Circuit arrangement for supplying configuration data in FGPA devices

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0048] image 3 A first embodiment of an interconnect according to the invention is shown having an output flip-flop coupled to a non-volatile memory of an associated configurable logic cell. Several flip-flops 1 , 2 , 3 , 4 arranged in a column are shown, each having a data input 5 , a data output 6 and a clock input 7 . The shown flip flops 1 , 2 , 3 , 4 are in each case part of a programmable logic unit (not shown here in more detail). For example in figure 1 In the operation according to the prior art shown and provided in , the flip-flops 1, 2, 3, 4 are used as output flip-flops to output the output signal of the look-up table of the corresponding logic unit.

[0049] According to the invention, the data input 5 of the first flip-flop 2 is in each case switchably connected via a switch 8 to the data output 6 of the second output flip-flop 1 . A common clock signal CLK is supplied to the clock input 7 of the output flip-flops 1 , 2 , 3 , 4 . Furthermore, a memory cell ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A circuit arrangement for supplying configuration data in an FPGA device includes a plurality of output flip flops allocated to respective configurable logic cells of the FGPGA device. Each output flip flop comprises at least one data input and one data output and a data input of a first output flip flop of the plurality of output flip flops is switchably connected to a data output of a second output flip flop of the plurality of output flip flops for forming a shift register by means of a switching device integrated in the FPGA device.

Description

technical field [0001] The following invention relates to a circuit arrangement for providing configuration data in an FPGA device. In particular, the circuit arrangement according to the invention allows the operation of output flip-flops provided in the configurable logic cells of the FPGA device in order to transfer such configuration data in the FPGA device using the configuration memory of the array of non-volatile memory cells . Background technique [0002] FPGAs (field programmable gate arrays) are integrated electronic circuits that can be fully programmed by the user ("in the field") and perform multiple logic functions desired by the user according to their programming or their configuration, respectively. Generally speaking, for this purpose, configurable logic blocks and configurable wiring resources are provided in the FPGA, and the electrical interconnection between them is determined by a plurality of switches that can be set by configuration bits. The logi...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H03K19/177
CPCH03K19/17748H03K19/1776
Inventor W·坎普S·克佩M·谢普勒
Owner INFINEON TECH AG
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More