Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

DMOS transistor with optimized periphery structure

A technology of transistors and dielectric structures, applied in the field of DMOS transistors with optimized edge structures

Inactive Publication Date: 2007-06-13
ATMEL GERMANY
View PDF0 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

This effect cannot be exploited optimally not only for too low a doping of the drift region but also for its too high doping

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • DMOS transistor with optimized periphery structure

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0024] FIG. 1 shows in detail the left half of a lateral DMOS transistor 10 , which has straight and curved regions, which together give a shape reminiscent of that of a stadium or stadium track. The first region 12 composed of a semiconductor material of the first conductivity type forms an inner region which is laterally surrounded by an outer second region 14 composed of a semiconductor material of the second conductivity type. This is also illustrated by FIGS. 2 and 3 . In the schematic diagrams of FIGS. 1 to 3 , the semiconductor material of the first conductivity type has p-type conductivity, and the semiconductor material of the second conductivity type has n-type conductivity. A boundary line 16 indicated in dashed lines in FIG. 1 marks the boundary between the first region 12 and the second region 14 . The boundary line 16 here has a straight section 16.1 and a curved section 16.2.

[0025] A further dashed line marks the outer boundary 18 of the first dielectric st...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A lateral DMOS transistor is disclosed in the invention that includes a first region of a first conductivity type, which is surrounded on the sides by a second region of a second conductivity type, whereby a boundary line between both regions has opposite straight sections and curved sections linking the straight sections, and with a first dielectric structure, which serves as a field region and is embedded in the first region and surrounds a subregion of the first region. Whereby the first distance between the first dielectric structure and the boundary line is greater along the straight sections than along the curved sections.

Description

technical field [0001] The invention relates to a lateral DMOS transistor having a first region of a first conductivity type which is laterally surrounded by a second region of a second conductivity type, wherein a boundary line between the two regions has Straight sections facing each other and at least partially curved sections connecting the straight sections, the DMOS transistor also has a first dielectric structure serving as a field region embedded in the A partial area in and around the first area. Background technique [0002] A DMOS transistor is understood to be a field-effect transistor having a source region, a channel region and a drain region, wherein the drain region is separated from the channel region by a drift region. The conductivity of the channel region is controlled by the gate voltage, which controls the occurrence and intensity of the inversion (Inversion) of the positive or negative carrier concentration under the gate, while the current in the dri...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L29/78
CPCH01L29/0886H01L29/7816H01L29/42368H01L29/0696H01L29/7835
Inventor 弗朗茨·迪茨米夏埃多·格拉夫斯特凡·施万特斯
Owner ATMEL GERMANY
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products