Phase-locked loop oscillator formed entirely of logic circuits

a logic circuit and phase-locked loop technology, applied in the direction of pulse generator, pulse automatic control, electric pulse generator circuit, etc., can solve the problems of difficult to keep the same electrical characteristics for such elements, the arrangement of the peripheral connection pads is not specialized, and the connection pads that are dedicated to them on the periphery of the chip are not special
US6046644AInactive Publication Date: 2000-04-04SEXTANT AVIONIQUE

Patent Information

Authority / Receiving Office
US ยท United States
Patent Type
Patents(United States)
Current Assignee / Owner
SEXTANT AVIONIQUE
Publication Date
2000-04-04
Estimated Expiration
Not applicable ยท inactive patent

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

Phase-locked loop oscillators that are designed to set the clock rate of electronic circuits based on combinations of logic circuits and to be integrated, at the same time as these electronic circuits, into one and the same chip. There is proposed a phase-locked loop oscillator based purely on combinations of logic circuits so as not to make use of integration techniques different from those used for the electronic circuits based on combinations of logic circuits, for which they are designed to set the clock rate.
Need to check novelty before this filing date? Find Prior Art

Description

1. Field of the InventionThe present invention relates to phase-locked loop oscillators and especially to those designed to generate the clock signals of an electronic circuit made on an integrated circuit chip.The performance characteristics obtained today by integration techniques enable the integration, on an integrated circuit chip, of electronic circuits based on complex combinations of logic circuits performing sequences of operations at very high rates, known as clock rates. These clock rates can no longer be distributed synchronously on printed circuit boards. This is because the time taken by the clock signals to travel from a single location to different locations of the integrated circuit chips and the dispersion between these travelling times are no longer negligible as compared with the period of these signals. This impossibility of achieving a synchronous distribution, on printed circuit boards, of the very high clock rates required by the electronic circuits integrate...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More