Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Boundary scanning chip failure detection device and method

A fault detection and boundary scan technology, applied in measurement devices, measurement of electricity, measurement of electrical variables, etc., can solve the problems of inaccurate fault location and difficult detection, and achieve the effect of improving work efficiency

Inactive Publication Date: 2009-09-09
MITAC COMP (SHUN DE) LTD
View PDF0 Cites 12 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] The purpose of the present invention is to propose a boundary scan chip fault detection device and method that facilitates fault location and improves motherboard maintenance efficiency, and solves the problems of difficult detection and inaccurate fault location

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Boundary scanning chip failure detection device and method
  • Boundary scanning chip failure detection device and method
  • Boundary scanning chip failure detection device and method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0028] Embodiments of the present invention will be described in detail below in conjunction with the accompanying drawings.

[0029] The function realization of the present invention mainly controls the resident program in the microprocessor on the JTAG (Joint TextAction Group) conversion module to complete the reading and writing of the test vector through the user operation application program, and the microprocessor generates the JTAG test interface drive signal to drive the JTAG bus , and finally the application program analyzes and diagnoses the test results and uses relevant information files to locate the fault point.

[0030] figure 1 It is a schematic flow chart of the boundary scan chip fault detection method of the present invention. As shown in the figure, a boundary scan chip fault detection method uses an application program to connect to the test interface of the chip under test 20 to perform comprehensive detection on the chip under test 20;

[0031] The conc...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a boundary scanning chip failure detection device and a method. A test interface connected to a detected chip by an application program fully detects the detected chip. The device comprises an application program module, a receiving and analyzing feedback information unit and a display module, wherein the application program module is provided with a vector sending unit which can send a test vector to the detected chip and detect a detected main board; the receiving and analyzing feedback information unit receives the feedback information of the detected chip and acquires the detection results through analyzing the feedback information; and the display module displays the detection results acquired by analyzing the feedback information through the application program module. The method comprises the following steps: a, sending the test vector to the detected chip; b, receiving and analyzing the feedback information of the detected chip; and c, displaying the detection results acquired by analyzing the feedback information. The device and the method achieve full detection of the detected chip, and can successfully detect question points of the detected chip and accurately position; and the test is more convenient.

Description

technical field [0001] The present invention relates to a fault detection device and method, in particular to a boundary scan chip fault detection device and method. Background technique [0002] The detection of faults on the circuit board is usually carried out by using traditional detection equipment such as probes and needle beds. With the development of integrated circuits into the era of VLSI, the high complexity of circuit boards and multi-layer printed boards, surface mount (SMT), ball grid array (BGA), wafer scale integration (WSI) and multi-chip modules The application of (MCM) technology in the circuit system makes the physical accessibility of circuit nodes gradually weakened or even disappears, and the testability of circuits and systems drops sharply. Due to the increasing integration of the circuit board, the distance between the nodes available for testing is getting smaller and smaller, and some even completely become recessive nodes. There are many disadv...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G01R31/28G01R31/3185
Inventor 刘占锋
Owner MITAC COMP (SHUN DE) LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com