Digital delay phase-locked loop
A delay phase-locked loop, digital technology, applied in the field of phase-locked loops, can solve the problems of limiting the application of digital phase-locked loops, increasing design complexity and manufacturing costs, and large digital phase-locked loop circuit area, etc., to achieve increased work The effect of the frequency range
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0025] In order to make the technical features of the present invention more comprehensible, the present invention will be further described below in conjunction with the accompanying drawings and embodiments.
[0026] see figure 1 , figure 2 , figure 1 It is a schematic structural diagram of the main module 1 of the digital delay-locked loop in the embodiment of the present invention, figure 2 It is a schematic structural diagram of the slave module 2 of the digital delay-locked loop in the embodiment of the present invention. Wherein, the slave module 2 includes a coarse delay unit 20 , a fine delay unit 21 and a multiplexer 22 .
[0027] The master module 1 delays the reference clock to generate a series of delayed signals, and compensates the delayed signals according to the inherent delay of both the fine delay unit 21 and the multiplexer 22 in the slave module 2, thereby obtaining precise control Delay signal to slave module 2.
[0028] The main module 1 includes:...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com