Pulse width signal duty ratio detection circuit
A technology of duty ratio detection and pulse width signal, which is applied in the direction of monitoring pulse chain mode, etc., can solve the problems of long time, large area, and reduction of integrated circuit integration, and achieve the effect of improving reliability and integration
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Example Embodiment
[0023] Example 1:
[0024] A pulse width signal duty cycle detection circuit proposed by the present invention, its block diagram is as follows figure 1 As shown, it includes a ramp generating circuit 11, a pulse generating circuit 12 and a sample-holding circuit 13. The input terminal of the ramp generating circuit 11 inputs a clock input signal, and the ramp generating circuit 11 outputs a fixed ramp signal Vramp (such as Figure 6c shown), the period of the ramp signal Vramp is related to the measured pulse width signal (such as Figure 6a The cycle size is the same as shown), and the voltage value of the ramp signal Vramp changes from the voltage value V1 to the voltage value V2 in one cycle, such as Figure 6c shown; the pulse generation circuit 12 is used to monitor the falling edge of the measured pulse width signal, and the input of the pulse generation circuit 12 is as follows: Figure 6a As shown in the measured pulse width signal, the pulse generating circuit 12 ...
Example Embodiment
[0034] Embodiment 2:
[0035] The circuit structure of this embodiment is basically the same as that of the first embodiment, and the only difference is that the sample and hold circuit 13 is connected to the voltage buffer amplifying circuit 14, such as Figure 5 As shown, the voltage buffer amplifier circuit 14 is used for buffering the voltage value Vsh output by the output terminal of the sample and hold circuit 13, so as to improve the driving capability of the circuit. The input terminal of the voltage buffer amplifier circuit 14 inputs the voltage value output by the sample and hold circuit 13, the voltage buffer amplifier circuit 14 amplifies the input voltage value, and the output terminal of the voltage buffer amplifier circuit 14 outputs the amplified voltage value Vo, such as Figure 6e As shown, the amplified voltage value Vo is equal to the product of the gain A of the voltage buffer amplifier circuit 14 and the voltage value Vsh output by the sample and hold cir...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap